The ISL6752/54EVAL1Z is a new design based on the ISL6752EVAL1Z but with several design modifications to improve the efficiency from 90% to 95%. The control circuit has been moved off the main board onto a daughter card. Two different daughter cards are provided: one using the ISL6752 and the other using the ISL6754. Both control cards utilize the Intersil zero voltage switching (ZVS) topology. The ISL6752 daughter card features pulse by pulse current limiting, and the ISL6754 daughter card features a patented method for average current limiting that results in a brick-wall current limit profile.
The PCB layout of the ISL6752/54EVAL1Z has also been greatly improved over the ISL6752EVAL1Z. Even though the overall size of the board has been reduced, the copper losses have been reduced.
In addition to the ZVS function, this board also incorporates N-Channel FETs as secondary side rectifiers, also known as synchronous rectifiers (SR). Power dissipation of the secondary side rectifiers is reduced because the conduction losses of SRs are significantly less than the conduction losses of PN or Schottky diodes.
- Absolute Maximum Input Voltage 450VDC
- Operating Input Voltage 350V to 450VDC
- Maximum Input Current 2.5ADC
- Rated Output Current 50ADC
- Current Limit 60A ± 5%
- Output Voltage 12V ± 5%
- Efficiency at 100% (50A) Load 95%
- Efficiency at 20% (10A) Load 92%
- ZVS full-bridge converters
- Telecom and datacom power
- Wireless base station power
- File server power
- Industrial power systems
Disclaimer: THIS MATERIAL IS PROVIDED “AS-IS” FOR EVALUATION PURPOSES ONLY. RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (collectively, “Renesas”) DISCLAIM ALL WARRANTIES, INCLUDING WITHOUT LIMITATION, FITNESS FOR A PARTICULAR PURPOSE AND MERCHANTABILITY. Renesas provides evaluation platforms and design proposals to help our customers to develop products. However, factors beyond Renesas' control, including without limitation, component variations, temperature changes and PCB layout, could significantly affect the product performance. It is the user’s responsibility to verify the actual circuit performance.