To our customers,

---

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: [http://www.renesas.com](http://www.renesas.com)

April 1st, 2010
Renesas Electronics Corporation

---

Issued by: Renesas Electronics Corporation ([http://www.renesas.com](http://www.renesas.com))

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
Preface

This manual describes the basic knowledge of application program development for the M16C/60, M16C/20 series of Renesas CMOS 16-bit microcomputers. The programming language used in this manual is the assembly language.

If you are using the M16C/60, M16C/20 series for the first time, refer to Chapter 1, "Overview of M16C/60, M16C/20 Series". If you want to know the CPU architecture and instructions, refer to Chapter 2, "CPU Programming Model" or if you want to know the directive commands of the assembler, refer to Chapter 3, "Functions of Assembler". If you want to know practical techniques, refer to Chapter 4, "Programming Style".

The instruction set of the M16C/60, M16C/20 series is detailed in "M16C/60, M16C/20 Series Software Manual". Refer to this manual when the knowledge of the instruction set is required. For information about the hardware of each type of microcomputer in the M16C/60, M16C/20 series, refer to the user's manual supplied with your microcomputer. For details about the development support tools, refer to the user's manual of each tool.

Guide to Using This Manual

This manual is an assembly language programming guidelines for the M16C/60, M16C/20 series. This manual can be used in common for all types of microcomputers built the M16C/60 series CPU core.

This manual is written assuming that the reader has a basic knowledge of electrical circuits, logic circuits, and microcomputers.

This manual consists of four chapters. The following provides a brief guide to the desired chapters and sections.

• To see the overview and features of the M16C/60, M16C/20 series
  → Chapter 1 Overview of M16C/60, M16C/20 Series

• To understand the address space, register structure, and addressing and other knowledge required for programming
  → Chapter 2 CPU Programming Model

• To know the functions of instructions, the method for writing instructions, and the usable addressing modes
  → Chapter 2 CPU Programming Model, 2.6 Instruction Set

• To know how to use interrupts
  → Chapter 2 CPU Programming Model, 2.7 Interrupts
  → Chapter 4 Programming Style, 4.3 Interrupts

• To check the functions of and the method for writing directive commands
  → Chapter 3 Functions of Assembler, 3.2 Writing Source Program

• To know the M16C/60, M16C/20 series' programming techniques
  → Chapter 4 Programming Style

• To know the M16C/60, M16C/20 series' development procedures
  → Chapter 4 Programming Style, 4.7 Generating Object File
# Table of contents

## Chapter 1 Overview of M16C/60, M16C/20 Series
- 1.1 Features of M16C/60, M16C/20 Series
- 1.2 Outline of M16C/60, M16C/20, M16C/20 Group
- 1.3 Introduction to CPU Architecture

## Chapter 2 CPU Programming Model
- 2.1 Address Space
  - 2.1.1 Operation Modes and Memory Mapping
  - 2.1.2 SFR Area
  - 2.1.3 Fixed Vector Area
- 2.2 Register Set
- 2.3 Data Types
- 2.4 Data Arrangement
- 2.5 Addressing Modes
  - 2.5.1 Types of Addressing Modes
  - 2.5.2 General Instruction Addressing
  - 2.5.3 Special Instruction Addressing
  - 2.5.4 Bit Instruction Addressing
  - 2.5.5 Instruction Formats
- 2.6 Instruction Set
  - 2.6.1 Instruction List
  - 2.6.2 Transfer and String Instructions
  - 2.6.3 Arithmetic Instructions
  - 2.6.4 Sign Extend Instruction
  - 2.6.5 Bit Instructions
  - 2.6.6 Branch Instructions
  - 2.6.7 High-level Language Support Instructions
  - 2.6.8 OS Support Instructions
- 2.7 Outline of Interrupt
  - 2.7.1 Interrupt Sources and Control
  - 2.7.2 Interrupt Sequence
Chapter 3 Functions of Assembler ................................................. 92
  3.1 Outline of AS30 System ......................................................... 93
  3.2 Method for Writing Source Program ....................................... 96
    3.2.1 Basic Rules .................................................................. 96
    3.2.2 Address Control ......................................................... 104
    3.2.3 Directive Commands ..................................................... 111
    3.2.4 Macro Functions ......................................................... 119
    3.2.5 Structured Description Function ...................................... 127

Chapter 4 Programming Style ......................................................... 128
  4.1 Hardware Definition ............................................................ 129
    4.1.1 Defining SFR Area ....................................................... 129
    4.1.2 Allocating RAM Data Area ........................................... 132
    4.1.3 Allocating ROM Data Area ........................................... 133
    4.1.4 Defining a Section ....................................................... 134
    4.1.5 Sample Program List 1 (Initial Setting 1) ......................... 136
  4.2 Initial Setting the CPU ......................................................... 139
    4.2.1 Setting CPU Internal Registers ..................................... 139
    4.2.2 Setting Stack Pointer ................................................... 139
    4.2.3 Setting Base Registers (SB, FB) ..................................... 139
    4.2.4 Setting Interrupt Table Register (INTB) ......................... 139
    4.2.5 Setting Variable/Fixed Vector ....................................... 140
    4.2.6 Setting Peripheral Functions ........................................ 140
    4.2.7 Sample Program List 2 (Initial Setting 2) ......................... 142
  4.3 Setting Interrupts ............................................................... 145
    4.3.1 Setting Interrupt Table Register .................................... 145
    4.3.2 Setting Variable/Fixed Vectors ...................................... 146
    4.3.3 Enabling Interrupt Enable Flag ..................................... 147
    4.3.4 Setting Interrupt Control Register .................................. 147
    4.3.5 Saving and Restoring Registers in Interrupt Handler Routine 148
    4.3.6 Sample Program List 3 (Software Interrupt) .................... 150
    4.3.7 ISP and USP ............................................................... 153
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.3.8 Multiple Interrupts</td>
<td>156</td>
</tr>
<tr>
<td>4.4 Dividing Source File</td>
<td>157</td>
</tr>
<tr>
<td>4.4.1 Concept of Sections</td>
<td>157</td>
</tr>
<tr>
<td>4.4.2 Dividing Source File</td>
<td>159</td>
</tr>
<tr>
<td>4.4.3 Library File</td>
<td>165</td>
</tr>
<tr>
<td>4.5 A Little Tips...</td>
<td>167</td>
</tr>
<tr>
<td>4.5.1 Stack Area</td>
<td>167</td>
</tr>
<tr>
<td>4.5.2 Setup Values of SB and FB Registers</td>
<td>169</td>
</tr>
<tr>
<td>4.5.3 Alignment Specification</td>
<td>170</td>
</tr>
<tr>
<td>4.5.4 Watchdog Timer</td>
<td>172</td>
</tr>
<tr>
<td>4.6 Sample Programs</td>
<td>175</td>
</tr>
<tr>
<td>4.7 Generating Object Files</td>
<td>177</td>
</tr>
<tr>
<td>4.7.1 Assembling</td>
<td>178</td>
</tr>
<tr>
<td>4.7.2 Linking</td>
<td>183</td>
</tr>
<tr>
<td>4.7.3 Generating Machine Language File</td>
<td>187</td>
</tr>
</tbody>
</table>
Chapter 1

Overview of M16C/60, M16C/20 Series

1.1 Features of M16C/60, M16C/20 Series
1.2 Outline of M16C/60, M16C/20 Group
1.3 Introduction to CPU Architecture
### 1.1 Features of M16C/60, M16C/20 Series

The M16C/60, M16C/20 series is a line of single-chip microcomputers that have been developed for use in built-in equipment. This section describes the features of the M16C/60, M16C/20 series.

#### Features of the M16C/60, M16C/20 series

- The M16C/60, M16C/20 series has its frequently used instructions placed in a 1-byte op-code. For this reason, it allows you to write a highly memory efficient program.
- Furthermore, although the M16C/60, M16C/20 series is a 16-bit microcomputer, it can perform 1, 4, and 8-bit processing efficiently. The M16C/60, M16C/20 series has many instructions that can be executed in one clock period. For this reason, it is possible to write a high-speed processing program.
- The M16C/60, M16C/20 series provides 1 Mbytes of linear addressing space. Therefore, the M16C/60, M16C/20 series is also suitable for applications that require a large program size.

The features of the M16C/60, M16C/20 series can be summarized as follows:

1. The M16C/60, M16C/20 series allows you to create a memory-efficient program without requiring a large memory capacity.
2. The M16C/60, M16C/20 series allows you to create a high-speed processing program.
3. The M16C/60, M16C/20 series provides 1 Mbytes of addressing space, making it suitable for even large-capacity applications.

### 1.2 Outline of M16C/60, M16C/20, M16C/20 Group

This section explains the M16C/60 group as a typical internal structure of the M16C/60 series and M16C/20 group as a typical internal structure of the M16C/20 series. The M16C/60, M16C/20 group is a basic product of the M16C/60, M16C/20 series. For details about this product, refer to the data sheets and user's manuals.
Internal Block Diagram

Figure 1.2.1 shows a block diagram of the M16C/60 group.

(1) M16C/60 group

I/O ports

Port P0 Port P1 Port P2 Port P3 Port P4 Port P5 Port P6

Internal peripheral functions

Timer
Timer TA0 (16 bits)
Timer TA1 (16 bits)
Timer TA2 (16 bits)
Timer TA3 (16 bits)
Timer TA4 (16 bits)
Timer TB0 (16 bits)
Timer TB1 (16 bits)
Timer TB2 (16 bits)

Watchdog timer (15 bits)

DMAC (2 channels)

A-D converter (8 bits x 2 channels)

M16C/60 series 16-bit CPU core

Registers

PC

Stack pointer

Vector table

INTB

ISR

ISP

USP

Multiplier

System clock generator

XIN-XOUT

XCN-XCOUT

A-D converter (10 bits x 8 channels)

Expandable up to 10 channels

Watchdog timer (15 bits)

UART/clock synchronous SI/O

Expandable up to 13 channels

CRC arithmetic circuit (CCITT

(Polynomial : X^16+X^12+X^5+1)

Note:

1. UART/clock synchronous SI/O (In case of the M16C/61 group)
2. UART/clock synchronous SI/O, +1 clock asynchronous SI/O, +3 timer B (In case of the M16C/62 group)

(2) M16C/20 group

I/O ports

Port P0 Port P1 Port P2 Port P4 Port P5 Port P6 Port P7

Internal peripheral functions

Timer
Timer TA0 (16 bits)
Timer TB0 (16 bits)
Timer TB1 (16 bits)
Timer TX0 (16 bits)
Timer TX1 (16 bits)
Timer TX2 (16 bits)

Watchdog timer (15 bits)

M16C/60 series 16-bit CPU core

Registers

PC

Program counter

Vector table

INTB

Stack pointer

USP

Multiplier

System clock generator

XIN-XOUT

XCN-XCOUT

A-D converter (10 bits x 8 channels)

Expandable up to 13 channels

Note:

1. ROM size depends on MCU type.
2. RAM size depends on MCU type.
Table 1.2.1 lists the outline specifications of the M16C/60 group.

<table>
<thead>
<tr>
<th>Item</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>2.7 to 5.5 V (with 7 MHz external oscillator, 1 wait state)</td>
</tr>
<tr>
<td>Package</td>
<td>100-pin plastic molded QFP</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>10 MHz (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td>Shortest instruction execution time</td>
<td>100 ns (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td>Basic bus cycle</td>
<td>Internal memory: 100 ns (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td></td>
<td>External memory: 100 ns (with 10 MHz external oscillator, no wait state)</td>
</tr>
<tr>
<td>Internal memory</td>
<td>ROM capacity</td>
</tr>
<tr>
<td></td>
<td>RAM capacity</td>
</tr>
<tr>
<td></td>
<td>64 Kbytes</td>
</tr>
<tr>
<td></td>
<td>10 Kbytes</td>
</tr>
<tr>
<td>Operation mode</td>
<td>Single-chip, memory expansion, and microprocessor modes</td>
</tr>
<tr>
<td>External address space</td>
<td>1 Mbytes (linear)/64 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Address bus: 20 bits/16 bits</td>
</tr>
<tr>
<td>External data bus width</td>
<td>8 bits/16 bits</td>
</tr>
<tr>
<td>Bus specification</td>
<td>Separate bus/multiplexed bus (4 chip select lines built-in)</td>
</tr>
<tr>
<td>Clock generating circuit</td>
<td>2 circuits built-in (external ceramic or crystal resonator)</td>
</tr>
<tr>
<td>Built-in peripheral functions</td>
<td></td>
</tr>
<tr>
<td>Interrupt</td>
<td>17 internal sources, 5 external sources, 4 software sources; 7 levels (including key input interrupt)</td>
</tr>
<tr>
<td>Multifunction 16-bit timer</td>
<td>5 timer A + 3 timer B</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>2 channels (asynchronous/synchronous switchable)</td>
</tr>
<tr>
<td>A-D converter</td>
<td>10 bits, 8 + 2 channel input (10/8 bits switchable)</td>
</tr>
<tr>
<td>D-A converter</td>
<td>8 bits, 2 channel output</td>
</tr>
<tr>
<td>DMAC</td>
<td>2 channels (trigger: 15 factors)</td>
</tr>
<tr>
<td>CRC calculation circuit</td>
<td>1 circuit built-in</td>
</tr>
<tr>
<td>Watchdog timer</td>
<td>15-bit counter</td>
</tr>
<tr>
<td>Programmable input/output</td>
<td>87 lines</td>
</tr>
<tr>
<td>Input port</td>
<td>1 line (shared with P8 and NMI pin)</td>
</tr>
</tbody>
</table>

Note: This does not include the M30600SFP, an external ROM version.
## Outline Specifications of the M16C/20 Group

Table 1.2.2 lists the outline specifications of the M16C/20 group.

### Table 1.2.2 Outline Specifications of M16C/20 Group

<table>
<thead>
<tr>
<th>Item</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>2.7 to 5.5 V (with 7 MHz external oscillator, 1 wait state)</td>
</tr>
<tr>
<td>Package</td>
<td>52-pin plastic molded SDIP</td>
</tr>
<tr>
<td></td>
<td>56-pin plastic molded QFP</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>10 MHz (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td>Shortest instruction execution time</td>
<td>100 ns (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td>Basic bus cycle</td>
<td>Internal memory : 100 ns (with 10 MHz external oscillator)</td>
</tr>
<tr>
<td>Internal memory</td>
<td>ROM capacity</td>
</tr>
<tr>
<td></td>
<td>32 Kbytes</td>
</tr>
<tr>
<td>Operation mode</td>
<td>Single-chip mode</td>
</tr>
<tr>
<td>Clock generating circuit</td>
<td>2 circuits built-in (external ceramic or crystal resonator)</td>
</tr>
<tr>
<td>Built-in peripheral functions</td>
<td></td>
</tr>
<tr>
<td>Interrupt</td>
<td>9 internal sources, 3 external sources, 4 software sources; 7 levels (including key input interrupt)</td>
</tr>
<tr>
<td>Multifunction 16-bit timer</td>
<td>1 timer A + 2 timer B + 3 timer X</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>2 channels (one is clock asynchronous/synchronous switchable, the other is clock asynchronous)</td>
</tr>
<tr>
<td>A-D converter</td>
<td>10 bits, 8 + 2 channel input (10/8 bits switchable)</td>
</tr>
<tr>
<td>Programmable input/output</td>
<td>43 lines</td>
</tr>
</tbody>
</table>
1.3 Introduction to CPU Architecture

This section explains the CPU architecture of the M16C/60, M16C/20 series. Each item explained here is detailed in Chapter 2 of this manual.

Register Structure

Table 1.3.1 shows the register structure of the M16C/60, M16C/20 series. Seven registers—R0, R1, R2, R3, A0, A1, and FB—are available in two sets each. These sets are switched over by a register bank select flag.

Table 1.3.1 Register Structure of M16C/60, M16C/20 Series

<table>
<thead>
<tr>
<th>Register structure</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data registers</td>
<td></td>
</tr>
<tr>
<td>16 bits x 4</td>
<td>R0, R1, R2, R3</td>
</tr>
<tr>
<td>(32 bits x 2)</td>
<td>R0H, R0L, R2H, R2L, R3H, R3L, R1H, R1L</td>
</tr>
<tr>
<td>(8 bits x 4)</td>
<td>R0L, R0H, R1L, R1H</td>
</tr>
<tr>
<td>Address registers</td>
<td></td>
</tr>
<tr>
<td>16 bits x 2</td>
<td>A0, A1</td>
</tr>
<tr>
<td>(32 bits x 1)</td>
<td>A1A0</td>
</tr>
<tr>
<td>Base registers</td>
<td></td>
</tr>
<tr>
<td>16 bits x 2</td>
<td>SB, FB</td>
</tr>
<tr>
<td>Control registers</td>
<td></td>
</tr>
<tr>
<td>20 bits x 2</td>
<td>PC, INTB</td>
</tr>
<tr>
<td>(Details of FLG)</td>
<td>IPL, O, B, S, Z, D</td>
</tr>
<tr>
<td>16 bits x 3</td>
<td>USP, ISP, FLG</td>
</tr>
<tr>
<td>(PC)</td>
<td></td>
</tr>
</tbody>
</table>

Item Content

IPL: Processor interrupt priority level (Levels 0 to 7; larger the number, higher the priority)
(PC): Saves 4 high-order bits of PC when interrupt occurs.
U: Stack pointer select flag (ISP when U = 0, USP when U = 1)
I: Interrupt enable flag (Enabled when I = 1)
O: Overflow flag (0 = 1 when overflow occurs)
B: Register bank select flag (Register bank 0 when B = 0, register bank 1 when B = 1)
S: Sign flag (S = 1 when operation resulted in negative, S = 0 when positive)
Z: Zero flag (Z = 1 when operation resulted in zero)
D: Debug flag (Program is single-stepped when D = 1)
C: Carry flag (carry or borrow)
Addressing Modes

There are three types of addressing modes.
(1) General instruction addressing. A 64-Kbyte area (00000H to 0FFFFH) is accessed.
(2) Special instruction addressing. A 1-Mbyte area (00000H to FFFFFH) is accessed.
(3) Bit instruction addressing. A 64-Kbyte area (00000H to 0FFFFH) is accessed in units of bits.

Table 1.3.2 lists the M16C/60, M16C/20 series addressing modes that can be used in each type of addressing described above.

**Table 1.3.2 Addressing Modes of M16C/60, M16C/20 Series**

<table>
<thead>
<tr>
<th>Item</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Bit instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate</td>
<td>8/16 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Register direct</td>
<td>Data and address registers only</td>
<td>R2R0 or R3R1 or A1A0 * SHL, SHA, JMP, and JSR instructions only</td>
<td>R0, R1, R2, R3, A0, and A1 only</td>
</tr>
<tr>
<td>Absolute</td>
<td>abs: 16 bits (0 to FFFFH)</td>
<td>abs: 20 bits (0 to FFFFFF) * LDE, STE, JMP, and JSR instructions only</td>
<td>bit.base: 16 bits (0 to 1FFFFH)</td>
</tr>
<tr>
<td>Address register indirect</td>
<td>[A0] or [A1] without dsp</td>
<td>[A1A0] without dsp * LDE and STE instructions only</td>
<td>[A0] or [A1] without dsp (0 to 1FFFFH)</td>
</tr>
<tr>
<td>Address register relative</td>
<td>[A0] or [A1] dsp: 8/16 bits</td>
<td>[A0] dsp: 20 bits only * LDE, STE, JMP, and JSR instructions only</td>
<td>[A0] or [A1] dsp: 8/16 bits</td>
</tr>
<tr>
<td>SB relative and FB relative</td>
<td>SB</td>
<td>DSP : 8/16bit (0 to 255 / 0 to 65534)</td>
<td>[SB] dsp: 8/11/16 bits (0 to 31/0 to 255/0 to 8191)</td>
</tr>
<tr>
<td>Stack pointer relative</td>
<td>SP</td>
<td>DSP : 8 bits (-128 to +127) * MOV instruction only</td>
<td></td>
</tr>
<tr>
<td>Program counter relative</td>
<td></td>
<td>label : +2 to +9 B: -128 to +127 W: -32768 to +32767 * JMP and JSR instructions only</td>
<td>x</td>
</tr>
<tr>
<td>Control register direct</td>
<td></td>
<td>INTBL, INTBH, ISP, USP, SB, FB, FLG, LDC, STC, PUSHC, and POPC instructions only</td>
<td>x</td>
</tr>
<tr>
<td>FLG direct</td>
<td></td>
<td></td>
<td>U, I, O, B, S, Z, D, and C flags * FCLR and FSET instructions only</td>
</tr>
</tbody>
</table>
Instruction Set

Table 1.3.3 lists the instructions of the M16C/60, M16C/20 series classified by function. There is a total of 91 discrete instructions.

<table>
<thead>
<tr>
<th>Item</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Instruction set</strong></td>
<td>8-bit variable length: 91 instructions</td>
</tr>
</tbody>
</table>
| **Data transfer instructions** 14 instructions | MOV, MOVA  
PUSH, PUSHM, PUSHA / POP, POPM  
LDE, STE  
MOVDir  
XCHG  
STZ, STNZ, STZX |
| **Arithmetic/logic instructions** 31 instructions | MOV, MOVA  
PUSH, PUSHM, PUSHA / POP, POPM  
LDE, STE  
MOVDir  
XCHG  
STZ, STNZ, STZX |
| **Branch instructions** 10 instructions | ADD, ADC, ADCF  
SUB, SBB  
MUL, MULU  
DIV, DIVU, DIVX  
DADD, DADC  
DSUB, DSBB |
| **Bit manipulate instructions** 14 instructions | ADD, ADC, ADCF  
SUB, SBB  
MUL, MULU  
DIV, DIVU, DIVX  
DADD, DADC  
DSUB, DSBB |
| **String instructions** 3 instructions | ADD, ADC, ADCF  
SUB, SBB  
MUL, MULU  
DIV, DIVU, DIVX  
DADD, DADC  
DSUB, DSBB |
| **Other instructions** 19 instructions | ADD, ADC, ADCF  
SUB, SBB  
MUL, MULU  
DIV, DIVU, DIVX  
DADD, DADC  
DSUB, DSBB |
Chapter 2

CPU Programming Model

2.1 Address Space
2.2 Register Sets
2.3 Data Types
2.4 Data Arrangement
2.5 Addressing Modes
2.6 Instruction Set
2.7 Outline of Interrupt
2.1 Address Space

The M16C/60, M16C/20 series has 1 Mbytes of address space ranging from address 00000H to address FFFFFH. This section explains the address space and memory mapping, the SFR area, and the fixed vector area of the M16C/60 group.

2.1.1 Operation Modes and Memory Mapping

The M16C/60 group chooses one operation mode from three modes available: single-chip, memory expansion, and microprocessor modes. The M16C/60 group address space and the usable areas and memory mapping varies with each operation mode.

Address Space

Figure 2.1.1 shows the address space of the M16C/60 group. Addresses 00000H to 003FFH are the Special Function Register (SFR) area. The SFR area in each type of M16C/60 group microcomputer begins with address 003FFH and expands toward smaller addresses.

Addresses following 00400H constitute the memory area. The memory area in each type of M16C/60 group microcomputer consists of a RAM area which begins with address 00400H and expands toward larger addresses and a ROM area which begins with address FFFFFH and expands toward smaller addresses. However, addresses FFE00H to FFFFFH are the fixed vector area.
Operation Modes and Memory Mapping

- Single-chip mode
  In this mode, only the internal areas (SFR, internal RAM, and internal ROM) can be accessed.
- Memory expansion mode
  In this mode, the internal areas (SFR, internal RAM, and internal ROM) and an external memory area can be accessed.
- Microprocessor mode
  In this mode, the SFR and internal RAM areas and an external memory area can be accessed. (The internal ROM area cannot be accessed.)

Figure 2.1.2 shows the M16C/60 group memory mapping in each operation mode.

(ROM: 64 Kbytes; RAM: 10 Kbytes)

Figure 2.1.2  Operation modes and memory mapping
### 2.1.2 SFR Area

A range of control registers are allocated in this area, including the processor mode register that determines the operation mode and the peripheral unit control registers for I/O ports, A-D converter, UART, and timers. For the bit configurations of these control registers, refer to the M16C/60 group data sheets and user’s manuals.

The unused locations in the SFR area are reserved for the system and cannot be used by the user.

#### SFR Area: Control Register Allocation

Figures 2.1.3 and 2.1.4 show control register allocations in the SFR area.

![Control Register Allocation](https://via.placeholder.com/150)

**Figure 2.1.3 Control register allocation 1**
<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0380h</td>
<td>Count start flag (TABSFR)</td>
</tr>
<tr>
<td>0381h</td>
<td>Clock prescaler reset flag (CPSRFR)</td>
</tr>
<tr>
<td>0382h</td>
<td>One-shot start flag (OSSF)</td>
</tr>
<tr>
<td>0383h</td>
<td>Trigger select register (TRGSR)</td>
</tr>
<tr>
<td>0384h</td>
<td>Up-down flag (UDF)</td>
</tr>
<tr>
<td>0385h</td>
<td>Timer A0 (TA0)</td>
</tr>
<tr>
<td>0386h</td>
<td>Timer A1 (TA1)</td>
</tr>
<tr>
<td>0387h</td>
<td>Timer A2 (TA2)</td>
</tr>
<tr>
<td>0388h</td>
<td>Timer A3 (TA3)</td>
</tr>
<tr>
<td>0389h</td>
<td>Timer A4 (TA4)</td>
</tr>
<tr>
<td>038Ah</td>
<td>Timer A0 mode register (TA0MR)</td>
</tr>
<tr>
<td>038Bh</td>
<td>Timer A1 mode register (TA1MR)</td>
</tr>
<tr>
<td>038Ch</td>
<td>Timer A2 mode register (TA2MR)</td>
</tr>
<tr>
<td>038Dh</td>
<td>Timer A3 mode register (TA3MR)</td>
</tr>
<tr>
<td>038Eh</td>
<td>Timer A4 mode register (TA4MR)</td>
</tr>
<tr>
<td>038Fh</td>
<td>Timer B0 mode register (TB0MR)</td>
</tr>
<tr>
<td>0390h</td>
<td>Timer B1 mode register (TB1MR)</td>
</tr>
<tr>
<td>0391h</td>
<td>Timer B2 mode register (TB2MR)</td>
</tr>
<tr>
<td>0392h</td>
<td>UART0 transmit/receive mode register (U0MR)</td>
</tr>
<tr>
<td>0393h</td>
<td>UART0 bit rate generator (U0BRG)</td>
</tr>
<tr>
<td>0394h</td>
<td>UART0 transmit buffer register (U0TB)</td>
</tr>
<tr>
<td>0395h</td>
<td>UART0 transmit/receive control register 0 (U0CCR0)</td>
</tr>
<tr>
<td>0396h</td>
<td>UART0 transmit/receive control register 1 (U0CCR1)</td>
</tr>
<tr>
<td>0397h</td>
<td>UART0 receive buffer register (U0RB)</td>
</tr>
<tr>
<td>0398h</td>
<td>UART1 transmit/receive mode register (U1MR)</td>
</tr>
<tr>
<td>0399h</td>
<td>UART1 bit rate generator (U1BRG)</td>
</tr>
<tr>
<td>039Ah</td>
<td>UART1 transmit buffer register (U1TB)</td>
</tr>
<tr>
<td>039Bh</td>
<td>UART1 receive buffer register (U1RB)</td>
</tr>
<tr>
<td>039Ch</td>
<td>UART1 transmit/receive control register 0 (U1CCR0)</td>
</tr>
<tr>
<td>039Dh</td>
<td>UART1 transmit/receive control register 1 (U1CCR1)</td>
</tr>
<tr>
<td>039Eh</td>
<td>UART2 transmit/receive control register 0 (U2CCR0)</td>
</tr>
<tr>
<td>039Fh</td>
<td>UART2 transmit/receive control register 1 (U2CCR1)</td>
</tr>
<tr>
<td>03A0h</td>
<td>D-A register 0 (AD0)</td>
</tr>
<tr>
<td>03A1h</td>
<td>D-A register 1 (AD1)</td>
</tr>
<tr>
<td>03A2h</td>
<td>D-A register 2 (AD2)</td>
</tr>
<tr>
<td>03A3h</td>
<td>D-A register 3 (AD3)</td>
</tr>
<tr>
<td>03A4h</td>
<td>D-A register 4 (AD4)</td>
</tr>
<tr>
<td>03A5h</td>
<td>D-A register 5 (AD5)</td>
</tr>
<tr>
<td>03A6h</td>
<td>D-A register 6 (AD6)</td>
</tr>
<tr>
<td>03A7h</td>
<td>D-A register 7 (AD7)</td>
</tr>
<tr>
<td>03A8h</td>
<td>D-A register 8 (AD8)</td>
</tr>
<tr>
<td>03A9h</td>
<td>D-A register 9 (AD9)</td>
</tr>
<tr>
<td>03AAh</td>
<td>D-A register 10 (AD10)</td>
</tr>
<tr>
<td>03ABh</td>
<td>D-A register 11 (AD11)</td>
</tr>
<tr>
<td>03ACh</td>
<td>D-A register 12 (AD12)</td>
</tr>
<tr>
<td>03ADh</td>
<td>D-A register 13 (AD13)</td>
</tr>
<tr>
<td>03AEh</td>
<td>D-A register 14 (AD14)</td>
</tr>
<tr>
<td>03AFh</td>
<td>D-A register 15 (AD15)</td>
</tr>
<tr>
<td>03B0h</td>
<td>Port 0 direction register (PD0)</td>
</tr>
<tr>
<td>03B1h</td>
<td>Port 1 direction register (PD1)</td>
</tr>
<tr>
<td>03B2h</td>
<td>Port 2 direction register (PD2)</td>
</tr>
<tr>
<td>03B3h</td>
<td>Port 3 direction register (PD3)</td>
</tr>
<tr>
<td>03B4h</td>
<td>Port 4 direction register (PD4)</td>
</tr>
<tr>
<td>03B5h</td>
<td>Port 5 direction register (PD5)</td>
</tr>
<tr>
<td>03B6h</td>
<td>Port 6 direction register (PD6)</td>
</tr>
<tr>
<td>03B7h</td>
<td>Port 7 direction register (PD7)</td>
</tr>
<tr>
<td>03B8h</td>
<td>Port 8 direction register (PD8)</td>
</tr>
<tr>
<td>03B9h</td>
<td>Port 9 direction register (PD9)</td>
</tr>
<tr>
<td>03BAh</td>
<td>Port 10 direction register (PD10)</td>
</tr>
<tr>
<td>03BBh</td>
<td>Pull-up control register 0 (PUR0)</td>
</tr>
<tr>
<td>03BCh</td>
<td>Pull-up control register 1 (PUR1)</td>
</tr>
<tr>
<td>03BDh</td>
<td>Pull-up control register 2 (PUR2)</td>
</tr>
<tr>
<td>03BEh</td>
<td>Pull-up control register 3 (PUR3)</td>
</tr>
<tr>
<td>03BFh</td>
<td>Pull-up control register 4 (PUR4)</td>
</tr>
</tbody>
</table>

Figure 2.1.4 Control register allocation 2
Determination of Operation Mode

The M16C/60 group operation mode is determined by bits 0 and 1 of the processor mode register 0 (address 00004H).

Figure 2.1.5 shows the configuration of processor mode register 0.

Processor mode register 0 (Note 1)

<table>
<thead>
<tr>
<th>Bit symbol</th>
<th>Bit name</th>
<th>Function</th>
<th>R</th>
<th>W</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM00</td>
<td>Processor mode bit</td>
<td>0: Single-chip mode&lt;br&gt;1: Memory expansion mode&lt;br&gt;1: Microprocessor mode</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>PM01</td>
<td>R/W mode select bit</td>
<td>0: RD, BHE, WR&lt;br&gt;1: RD, WRH, WRl</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>PM02</td>
<td>Software reset bit</td>
<td>The device is reset when this bit is set to “1”. The value of this bit is “0” when read.</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>PM03</td>
<td>Multiplexed bus space select bit</td>
<td>0: Multiplexed bus is not used&lt;br&gt;1: Allocated to CS2 space&lt;br&gt;1: Allocated to CS1 space&lt;br&gt;1: Allocated to entire space (Note 4)</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>PM04</td>
<td>Port P4c to P4f function select bit (Note 3)</td>
<td>0: Address output&lt;br&gt;1: Port function (Address is not output)</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>PM05</td>
<td>BCLK output disable bit</td>
<td>0: BCLK is output&lt;br&gt;1: BCLK is not output (Pin is left floating)</td>
<td>O</td>
<td>O</td>
</tr>
</tbody>
</table>

Note 1: Set bit 1 of the protect register (address 000A16) to “1” when writing new values to this register.

Note 2: If the Vcc voltage is applied to the CNVss, the value of this register when reset is 0016. (PM00 and PM01 are both set to “1”).

Note 3: Valid in microprocessor and memory expansion modes.

Note 4: In microprocessor mode, multiplexed bus for the entire space cannot be selected.

In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

Figure 2.1.5 Processor mode register 0
### 2.1.3 Fixed Vector Area

The M16C/60 group fixed vector area consists of addresses FFE00H to FFFFFH. Addresses FFE00H to FFFDBH in this area constitute a special page vector table. This table is used to store the start addresses of subroutines and jump addresses, so that subroutine call and jump instructions can be executed using two bytes, helping to reduce the number of program steps.

Addresses FFFDCH to FFFFFH in the fixed vector area constitute a fixed interrupt vector table for reset and NMI. This table is used to store the start addresses of interrupt routines. An interrupt vector table for timer interrupts, etc. can be set at any desired address by an internal register (INTB). For details, refer to the section dealing with interrupts in Chapter 4.

### Memory Mapping in Fixed Vector Area

Figure 2.1.6 shows memory mapping for the special page vector table and fixed vector area.

![Memory mapping diagram](image-url)
2.2 Register Set

This section describes the general-purpose and control registers of the M16C/60 series CPU core.

Register Structure

Figure 2.2.1 shows the register structure of the M16C/60 series CPU core. Seven registers--R0, R1, R2, R3, A0, A1, and FB--are available in two sets each. The following shows the function of each register.

General-purpose registers

(1) Data registers (R0, R1, R2, R3)
These registers consist of 16 bits each and are used mainly for data transfer and arithmetic/logic operations.
Registers R0 and R1 can be used separately for upper bytes (R0H, R1H) and lower bytes (R0L, R1L) as 8-bit data registers. For some instructions, registers R2 and R0 and registers R3 and R1 can be combined for use as 32-bit data registers (R2R0, R3R1), respectively.

(2) Address registers (A0, A1)
These registers consist of 16 bits, and have the functions equivalent to those of the data registers. In addition, these registers are used in address register indirect addressing and address register relative addressing.
For some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

(3) Frame base register (FB)
This register consists of 16 bits, and is used in FB relative addressing.

(4) Static base register (SB)
This register consists of 16 bits, and is used in SB relative addressing.

Control registers

(5) Program counter (PC)
This counter consists of 20 bits, indicating the address of an instruction to be executed.

(6) Interrupt table register (INTB)
This register consists of 20 bits, indicating the start address of an interrupt vector table.

(7) Stack pointers (USP, ISP)
There are two stack pointers: a user stack pointer (USP) and an interrupt stack pointer (ISP). Both of these pointers consist of 16 bits.
The stack pointers used (USP or ISP) are switched over by a stack pointer select flag (U flag).
The U flag is assigned to bit 7 of the flag register (FLG).

(8) Flag register (FLG)
This register consists of 11 bits, each of which is used as a flag.
Figure 2.2.1 Register structure
Flag Register (FLG)

Figure 2.2.2 shows the bit configuration of the flag register (FLG). The function of each flag is described below.

- **Bit 0: Carry flag (C flag)**
  This bit holds a carry or borrow that has occurred in an arithmetic/logic operation or a bit that has been shifted out.

- **Bit 1: Debug flag (D flag)**
  This flag enables a single-step interrupt. When this flag is 1, a single-step interrupt is generated after instruction execution. When the interrupt is accepted, this flag is cleared to 0.

- **Bit 2: Zero flag (Z flag)**
  This flag is set to 1 when the operation resulted in 0; otherwise, the flag is 0.

- **Bit 3: Sign flag (S flag)**
  This flag is set to 1 when the operation resulted in a negative number. The flag is 0 when the result is positive.

- **Bit 4: Register bank specifying flag (B flag)**
  This flag chooses a register bank. Register bank 0 is selected when the flag is 0. Register bank 1 is selected when the flag is 1.

- **Bit 5: Overflow flag (O flag)**
  This flag is set to 1 when the operation resulted in an overflow.

- **Bit 6: Interrupt enable flag (I flag)**
  This flag enables a maskable interrupt. The interrupt is enabled when the flag is 1, and is disabled when the flag is 0. This flag is cleared to 0 when the interrupt is accepted.

- **Bit 7: Stack pointer specifying flag (U flag)**
  The user stack pointer (USP) is selected when this flag is 1. The interrupt stack pointer (ISP) is selected when the flag is 0. This flag is cleared to 0 when a hardware interrupt is accepted or an INT instruction of software interrupt numbers 0 to 31 is executed.

- **Bits 8 to 11: Reserved.**

- **Bits 12 to 14: Processor interrupt priority level (IPL)**
  The processor interrupt priority level (IPL) consists of three bits, specifying the IPL in eight levels from level 0 to level 7. If the priority level of a requested interrupt is greater than the IPL, the interrupt is enabled.

- **Bit 15: Reserved.**
Figure 2.2.2 Bit configuration of flag register (FLG)
## Register Status after Reset is Cleared

Table 2.2.1 lists the status of each register after a reset is cleared. (See Note below.)

### Table 2.2.1  Register Status after Reset Cleared

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Status after Reset is Cleared</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data registers (R0, R1, R2, R3)</td>
<td>0000H</td>
</tr>
<tr>
<td>Address registers (A0, A1)</td>
<td>0000H</td>
</tr>
<tr>
<td>Frame base register (FB)</td>
<td>0000H</td>
</tr>
<tr>
<td>Interrupt table register (INTB)</td>
<td>00000H</td>
</tr>
<tr>
<td>User stack pointer (USP)</td>
<td>0000H</td>
</tr>
<tr>
<td>Interrupt stack pointer (ISP)</td>
<td>0000H</td>
</tr>
<tr>
<td>Static base register (SB)</td>
<td>0000H</td>
</tr>
<tr>
<td>Flag register (FLG)</td>
<td>0000H</td>
</tr>
</tbody>
</table>
2.3 Data Types

There are four data types handled by the M16C/60, M16C/20 series: integer, decimal (BCD), string, and bit. This section describes these data types.

Integer

An integer may be a signed or an unsigned integer. A negative value of a signed integer is represented by a 2's complement.

- Signed byte (8-bit) integer
  ![Signed byte](image)

- Unsigned byte (8-bit) integer
  ![Unsigned byte](image)

- Signed word (16-bit) integer
  ![Signed word](image)

- Unsigned word (16-bit) integer
  ![Unsigned word](image)

- Signed long word (32-bit) integer
  ![Signed long word](image)

- Unsigned long word (32-bit) integer
  ![Unsigned long word](image)

S: Sign bit

Figure 2.3.1 Integer data

Decimal (BCD)

The BCD code is handled in packed format. This type of data can be used in four kinds of decimal arithmetic instructions: DADC, DADD, DSBB, and DSUB.

- 1-byte packed format (2 digits)
  ![1-byte packed format](image)

- 2-byte packed format (4 digits)
  ![2-byte packed format](image)

Figure 2.3.2 Decimal data
String

A string is a block of data comprised of a consecutive number of 1-byte or 1-word (16-bit) data. This type of data can be used in three kinds of string instructions: SMOVB, SMOVF, and SSTR.

- String of byte (8-bit) data
  ![8-bit data diagram](8-bit-data.png)

- String of word (16-bit) data
  ![16-bit data diagram](16-bit-data.png)

Figure 2.3.3 String data

Bit

Bit can be used in 14 kinds of bit instructions, including BCLR, BSET, BTST, and BNTST. Bits in each register are specified by a register name and a bit number, 0 to 15. Memory bits are specified by a different method in a different range depending on the addressing mode used. For details, refer to Section 2.5.4, “Bit Instruction Addressing”.

Figure 2.3.4 Specification of register bits

Figure 2.3.5 Specification of memory bits
2.4 Data Arrangement

The M16C/60, M16C/20 series can handle nibble (4-bit) and byte (8-bit) data efficiently. This section explains the data arrangements that can be handled by the M16C/60, M16C/20 series.

Data Arrangement in Register

Figure 2.4.1 shows the relationship between the data sizes and the bit numbers of a register. As shown below, the bit number of the least significant bit (LSB) is 0. The bit number of the most significant bit (MSB) varies with the data sizes handled.

```
<table>
<thead>
<tr>
<th>Data Size</th>
<th>Bit Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nibble (4 bits)</td>
<td>b3, b2, b1, b0</td>
</tr>
<tr>
<td>Byte (8 bits)</td>
<td>b7, b6, b5, b4, b3, b2, b1, b0</td>
</tr>
<tr>
<td>Word (16 bits)</td>
<td>b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0</td>
</tr>
<tr>
<td>Long word (32 bits)</td>
<td>b31, b30, b29, b28, b27, b26, b25, b24, b23, b22, b21, b20, b19, b18, b17, b16, b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0</td>
</tr>
</tbody>
</table>
```

Figure 2.4.1 Data arrangement in register

Data Arrangement in Memory

Figure 2.4.2 shows the data arrangement in the M16C/60, M16C/20 series memory. Data is arranged in memory in units of 8 bits as shown below. A word (16 bits) is divided between the lower byte and the upper byte, with the lower byte, DATA(L), placed in a smaller address location. Similarly, addresses (20 bits) and long words (32 bits) are located in memory beginning with the lower byte, DATA(L) or DATA(LL).

```
<table>
<thead>
<tr>
<th>Address Size</th>
<th>Memory Arrangement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte (8 bits)</td>
<td>DATA</td>
</tr>
<tr>
<td>N + 1</td>
<td>DATA</td>
</tr>
<tr>
<td>N + 2</td>
<td>DATA</td>
</tr>
<tr>
<td>N + 3</td>
<td>DATA</td>
</tr>
<tr>
<td>Word (16 bits)</td>
<td>DATA(L)</td>
</tr>
<tr>
<td>N + 1</td>
<td>DATA(H)</td>
</tr>
<tr>
<td>N + 2</td>
<td>DATA(H)</td>
</tr>
<tr>
<td>N + 3</td>
<td>DATA(H)</td>
</tr>
<tr>
<td>Address (20 bits)</td>
<td>DATA(L)</td>
</tr>
<tr>
<td>N + 1</td>
<td>DATA(M)</td>
</tr>
<tr>
<td>N + 2</td>
<td>DATA(H)</td>
</tr>
<tr>
<td>N + 3</td>
<td>DATA(H)</td>
</tr>
<tr>
<td>Long word (32 bits)</td>
<td>DATA(LL)</td>
</tr>
<tr>
<td>N + 1</td>
<td>DATA(LH)</td>
</tr>
<tr>
<td>N + 2</td>
<td>DATA(HL)</td>
</tr>
<tr>
<td>N + 3</td>
<td>DATA(HH)</td>
</tr>
</tbody>
</table>
```

Figure 2.4.2 Data arrangement in memory
2.5 Addressing Modes

This section explains the M16C/60, M16C/20 series addressing.

2.5.1 Types of Addressing Modes

The three types of addressing modes shown below are available.

(1) General instruction addressing .... An area from address 00000H to 0FFFFH is accessed.
(2) Special instruction addressing ..... The entire address area from 00000H to FFFFFH is accessed.
(3) Bit instruction addressing ............. An area from address 00000H to 0FFFFH is accessed in units of bits. This addressing mode is used in bit instructions.

List of Addressing Modes

All addressing modes are summarized in Table 2.5.1 below.

Table 2.5.1 Addressing Modes of M16C/60, M16C/20 Series

<table>
<thead>
<tr>
<th>Addressing mode</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Bit instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Immediate</td>
<td>O #imm: 8/16 bits</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Register direct</td>
<td>O Data and address registers only</td>
<td>O R2R0 or R3R1 or A1A0</td>
<td>O R0, R1, R2, R3, A0, and A1 only</td>
</tr>
<tr>
<td>Absolute</td>
<td>O abs: 16 bits (0 to FFFFH)</td>
<td>O abs: 20 bits (0 to FFFFFH) * LDE, STE, JMP, and JSR instructions only</td>
<td>O bit,base: 16 bits (0 to 1FFFFH)</td>
</tr>
<tr>
<td>Address register indirect</td>
<td>O [A0] or [A1] without disp</td>
<td>O [A1A0] without disp * LDE and STE instructions only</td>
<td>O [A0] or [A1] without disp (0 to 1FFFFH)</td>
</tr>
<tr>
<td>Address register relative</td>
<td>O [A0] or [A1] disp: 8/16 bits</td>
<td>O [A0] disp: 20 bits only * LDE, STE, JMPl, and JSRI instructions only</td>
<td>O [A0] or [A1] disp: 8/16 bits</td>
</tr>
<tr>
<td>SB relative and FB relative</td>
<td>O [SB]disp: 8/16bit (0 to 255 / 0 to 65534)</td>
<td>x</td>
<td>O [SB] disp: 8/11/16 bits (0 to 31/0 to 255/0 to 8191)</td>
</tr>
<tr>
<td>x</td>
<td>O [FB]disp: 8bit(-128 to +127)</td>
<td>x</td>
<td>O [FB]disp: 8bit (-16 to +15)</td>
</tr>
<tr>
<td>Stack pointer relative</td>
<td>O [SP] disp: 8 bits (-128 to +127) * MOV instruction only</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Program counter relative</td>
<td>x</td>
<td>O label .S: ±2 to +9 .B: -128 to +127 .W: -32768 to +32767 * JMP and JSR instructions only</td>
<td>x</td>
</tr>
<tr>
<td>Control register direct</td>
<td>x</td>
<td>O INTBL, INTBH, ISP, USP, SB, FB, FLG * LDC, STC, PUSHC, and POPOC instructions only</td>
<td>x</td>
</tr>
<tr>
<td>FLG direct</td>
<td>x</td>
<td>x</td>
<td>O U, I, O, B, S, Z, D, and C flags * FCLR and FSET instructions only</td>
</tr>
</tbody>
</table>
2.5.2 General Instruction Addressing

This section explains each addressing in the general instruction addressing mode.

Immediate

The immediate indicated by #IMM is the subject on which operation is performed. Add a # before the immediate.
Symbol: #IMM, #IMM8, #IMM16, #IMM20
Example: #123 (decimal)
#7DH (hexadecimal)
#01111011B (binary)

Absolute

The value indicated by abs16 is the effective address on which operation is performed. The range of effective addresses is 00000H to 0FFFFH.
Symbol: abs16
Example: 8000H
DATA (label)

Figure 2.5.1 Absolute addressing

Register direct

A specified register is the subject on which operation is performed. However, only the data and address registers can be used here.
Symbol: 8 bits R0L, R0H, R1L, R1H
16 bits R0, R1, R2, R3, A0, A1
Address Register Indirect

The value of an address register is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH.
Symbol: [A0], [A1]
Example: MOV.B #12H, [A0]

![Address register indirect addressing diagram]

Figure 2.5.2 Address register indirect addressing
Address Register Relative

The value of an address register plus a displacement (dsp)\(^{(\text{Note})}\) is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[A0], dsp:16[A0], dsp:8[A1], dsp:16[A1]

(1) When dsp is handled as a displacement
Example: MOV.B #34H,5[A0]

![Diagram 1](image1)

Figure 2.5.3 Address register relative addressing 1

(2) When address register (A0) is handled as a displacement
Example: MOV.B #56H,1234H[A0]

![Diagram 2](image2)

Figure 2.5.4 Address register relative addressing 2

(3) When the addition result exceeds 0FFFFH
Example: MOV.B #56H,1234H[A0]

![Diagram 3](image3)

Figure 2.5.5 Address register relative addressing 3

Note: The displacement (dsp) refers to a displacement from the reference address. In this manual, 8-bit dsp is expressed as dsp:8, and 16-bit dsp is expressed as dsp:16.

---

REJ05B0085-0102Z/Rev.1.02 September 2005 Page 31 of 189
SB Relative

The value of the SB register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[SB], dsp:16[SB]
Example: MOV.B #12H,5[SB]

Figure 2.5.6 SB relative addressing
FB Relative

The value of the FB register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[FB]

(1) When dsp is a positive value
Example: MOV.B #12H,5[FB]

Figure 2.5.7 FB relative addressing 1

(2) When dsp is a negative value
Example: MOV.B #12H,-5[FB]

Figure 2.5.8 FB relative addressing 2
In SB relative addressing, the value of the SB register plus dsp is the effective address to be operated on. The relative range is 0 to +255 (FFH) for dsp:8 [SB] and 0 to +65,535 (FFFFH) for dsp:16 [SB].

In FB relative addressing, the value of the FB register plus/minus dsp is the effective address to be operated on. The relative range is -128 to +127 (80H to 7FH). In this addressing mode, addresses can be accessed in the negative direction. An 8-bit dsp is the only valid displacement; 16-bit dsp cannot be used.

 ![Diagram of SB and FB relative addressing](image.png)

**Figure 2.5.9 SB relative and FB relative addressing**
Column Application Example of SB Relative

SB relative addressing can be used in the specific data tables of tasks as shown in Figure 2.5.10. The data necessary to operate on each task is switched over as tasks are switched from one to another. If SB relative addressing is used for this purpose, data can be switched over simply by rewriting the SB register.

<Dynamic control of SB>

<Figure 2.5.10 Application example of SB relative addressing>

Column Application Example of FB Relative

FB relative addressing can be used for the stack frame that is created when calling a function, as shown in Figure 2.5.11. Since the local variable area in the stack frame is located in the negative direction of addresses, FB relative addressing is needed because it allows for access in both positive and negative directions from the base.

<Accessing local variable area>

<Figure 2.5.11 Application example of FB relative addressing>
Stack Pointer Relative (SP Relative)

In this addressing mode, the value of SP plus dsp or the value of the SP register minus dsp is the effective address to be operated on. This addressing mode can only be used in the MOV instruction. Note that the immediate cannot be transferred in this mode. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[SP]

(1) When dsp is a positive value
Example: MOV.B R0L,5[SP]

(2) When dsp is a negative value
Example: MOV.B R0L,-5[SP]
The relative address ranges of relative addressing are summarized in Table 2.5.2.

### Table 2.5.2 Relative Address Ranges of Relative Addressing

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>Description Format</th>
<th>Relative Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address register relative</td>
<td>dsp:8[An]</td>
<td>0 to 255(0FFH)</td>
</tr>
<tr>
<td></td>
<td>dsp:16[An]</td>
<td>0 to 65535(0FFFFH)</td>
</tr>
<tr>
<td></td>
<td>dsp:20[An] (Note)</td>
<td>0 to 1048575(0FFFFFFH)</td>
</tr>
<tr>
<td>SB and FB relative</td>
<td>dsp:8[SB]</td>
<td>0 to 255(0FFH)</td>
</tr>
<tr>
<td></td>
<td>dsp:16[SB]</td>
<td>0 to 65535(0FFFFH)</td>
</tr>
<tr>
<td></td>
<td>dsp:8[FB]</td>
<td>-128(80H) to +127(7FH)</td>
</tr>
<tr>
<td>Stack pointer relative</td>
<td>dsp:8[SP]</td>
<td>-128(80H) to +127(7FH)</td>
</tr>
</tbody>
</table>
2.5.3 Special Instruction Addressing

In this addressing mode, an address space from 00000H to FFFFFFFH can be accessed. This section explains each addressing in the special instruction addressing mode.

20 Bit Absolute

A specified 20-bit value is the effective address to be operated on. The range of effective addresses is 00000H to FFFFFFFH. This 20-bit absolute addressing can be used in LDE, STE, JMP, and JSR instructions.

Symbol: abs20
Example: LDE.B DATA,R0L

![Figure 2.5.14 20-bit absolute addressing](image_url)
32 Bit Register Direct

A 32-bit register consisting of two concatenated 16-bit registers is the subject on which operation is performed. Register pairs R2R0 and R3R1 can be used in SHL (logical shift) and SHA (arithmetic shift) instructions. Register pairs R2R0, R3R1, and A1A0 can be used in JMPI (indirect jump) and JSRI (indirect subroutine call) instructions.

Symbol: R2R0, R3R1, A1A0

![Diagram of 32-bit register](image)

**Figure 2.5.15 32-bit register**

(Example) SHL.L #4,R2R0 ------ A 32-bit value in R2R0 is shifted by 4 bits to the left. 
\[ \text{Number of times the bits are shifted} \]

(Example) JMPI.A R2R0 ------- Control jumps to the effective address (20000H) indicated by the value in R2R0.

![Diagram of 32-bit register direct addressing](image)

**Figure 2.5.16 32-bit register direct addressing**

Control Register Direct

This is an addressing mode where a control register is accessed. This addressing mode can be used in LDC, STC, PUSHC, and POPC instructions.

Symbol: INTBL, INTBH, ISP, SP^{\text{Note}}, SB, FB, FLG

Note: If SP is specified, operation is performed on the stack pointer indicated by the U flag.
32 Bit Address Register Indirect

A 32-bit value of two concatenated address registers is the effective address to be operated on. The range of effective addresses is 00000H to FFFFFH. If the value of the concatenated registers exceeds FFFFFH, the most significant bits above and including bit 21 are ignored. This addressing can be used in LDE and STE instructions.

Symbol: [A1A0]
Example: LDE.B [A1A0], R0L

![32-bit address register indirect addressing](image)

**Figure 2.5.17 32-bit address register indirect addressing**
Address Register Relative with 20 Bit Displacement

The value of an address register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to FFFFH. If the addition result exceeds FFFFH, the most significant bits above and including bit 21 are ignored. This addressing can be used in LDE, STE, JMPI, and JSRI instructions.

Symbol: dsp:20[A0], dsp:20[A1]

(1) When used in LDE/STE instruction
Example: LDE.B 40000H[A0], R0L

(2) When used in JMPI/JSRI instruction
Example: JMPI.A 40000H[A0]
PC Relative

The value of the program counter (PC) plus dsp is the effective address to be operated on. The value of the PC here is the start address of an instruction in which this addressing is used. The PC relative addressing can be used in JMP and JSR instructions.

1) When jump distance specifier (.length) is .S
   Symbol: label (PC+2 ≤ label ≤ PC+9)

2) When jump distance specifier (.length) is .B
   Symbol: label (PC-128 ≤ label ≤ PC+127)

3) When jump distance specifier (.length) is .W
   Symbol: label (PC-32768 ≤ label ≤ PC+32767)
2.5.4 Bit Instruction Addressing

In this mode, an address space from 00000H to 0FFFFH is accessed in units of bits. This addressing is used in bit manipulating instructions. This section explains each addressing in the bit instruction addressing mode.

Absolute

Operation is performed on the bit that is away from bit 0 at the address indicated by base by a number of bits indicated by bit. The range of addresses that can be specified is 00000H to 01FFFH.

Symbol: bit, base16

Example 1: BCLR 18, base_addr
Example 2: BCLR 4, base_addr2
Example 3: 10, base_addr2 ː Example 3 cannot be specified.

Figure 2.5.23 Bit instruction absolute addressing 1

Figure 2.5.24 Bit instruction absolute addressing 2
Register Direct

In this mode, a bit of a 16-bit register (R0, R1, R2, R3, A0, or A1) is specified directly. A number from 0 to 15 is used to specify the bit position.
Symbol: bit,R0, bit,R1, bit,R2, bit,R3, bit,A0, bit,A1
Example: BCLR 6,R0

![Register Direct Diagram](image)

This bit is cleared.

Figure 2.5.25 Bit instruction register direct addressing

FLG Direct

This addressing can be used in FCLR and FSET instructions. The bit positions that can be specified here are only the 8 low-order bits of the FLG register.
Symbol: U, I, O, B, S, Z, D, C
Example: FSET U

![FLG Direct Diagram](image)

U flag is set.

Figure 2.5.26 Bit instruction FLG direct addressing
Address Register Indirect

Operation is performed on the bit that is away from bit 0 at address 00000H by a number of bits indicated by the address register (A0 or A1). The range of addresses that can be specified is 00000H to 01FFFH.

Symbol:  [A0], [A1]
Example: BCLR [A0]

![Figure 2.5.27 Bit instruction address register indirect addressing](image)

Address Register Relative

Operation is performed on the bit that is away from bit 0 at the address indicated by base by a number of bits indicated by the address register (A0 or A1). The address range that can be specified is an 8 Kbyte area (1FFFH) from the address indicated by base. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol:  base:8[A0], base:16[A0], base:8[A1], base:16[A1]
Example: BCLR  5[A0]

![Figure 2.5.28 Bit instruction address register relative addressing](image)
SB Relative

In this mode, the address is referenced to the value indicated by the SB register. The value of the SB register has base added without a sign. The resulting value indicates the reference address, so operation is performed on the bit that is away from bit 0 at that address by a number of bits indicated by bit.

The address range that can be specified is an 8 Kbyte area from the address indicated by the SB register. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: bit,base:8[SB], bit,base:11[SB], bit,base:16[SB]

Note: bit,base:8 [SB] : One bit in an area of up to 32 bytes can be specified.
    bit,base:11 [SB] : One bit in an area of up to 256 bytes can be specified.
    bit,base:16 [SB] : One bit in an area of up to 8 Kbytes can be specified.
    Example: BCLR 13,8[SB]

![Figure 2.5.29 Bit instruction SB relative addressing](image-url)
FB Relative

In this mode, the address is referenced to the value indicated by the FB register. The value of the FB register has base added with the sign included. The resulting value indicates the reference address, so operation is performed on the bit that is away from bit 0 at that address by a number of bits indicated by bit.

The address range that can be specified is a 16 byte area in the direction toward smaller addresses or a 15 byte area in the direction toward larger addresses from the address indicated by the FB register. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: bit, base:8[FB]

Example: BCLR 5,–8[FB]

![Figure 2.5.30 Bit instruction FB relative addressing](image-url)
Column Relationship between Number of Bits and Address

To get an address from a number of bits, it is necessary to convert the number of bits into a "number of bytes and number of bits" first. For this conversion, the number of bits is divided by 8, because one byte is eight bits. This is shown in Figure 2.5.31. The conversion is accomplished by shifting the bit train right by three bits, so that 1234H bits are changed to "246H bytes + 4 bits" as shown below.

Figures 2.5.32 through 2.5.34 show examples of main addressing calculations.

---

**Figure 2.5.31 Conversion from a number of bits to address**

(1) Address register indirect
Example: BCLR [A0]

![Diagram](image1)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Shifting by three bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>000100100011001000</td>
<td>000100100011001000</td>
</tr>
<tr>
<td>[1234H]</td>
<td>[246H + 4 bits]</td>
</tr>
</tbody>
</table>

**Figure 2.5.32 Calculation of bit position in address register indirect addressing**

(2) Address register relative
Example: BCLR 5[A0] A0 is a number of bits; dsp is an address. Therefore, the bit train is shifted right by three bits to obtain a number of bytes or an address.

![Diagram](image2)

**Figure 2.5.33 Calculation of bit position in address register relative addressing**
(3) SB relative
Example: BCLR 5, 0500H [SB] Since SB and base are addresses, they are added directly. Since bit is a number of bits, it is shifted right three bits to calculate the address.

\[
\begin{array}{c}
\text{SB} \quad 0000 \, 0001 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \\
\text{base16} \quad 0000 \, 0001 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \\
\text{Address: 0600H}
\end{array}
\]

\[
\begin{array}{c}
\text{SB} \quad 0000 \, 0001 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \\
\text{base16} \quad 0101 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \, 0000 \\
\text{Address: 0600H}
\end{array}
\]

Figure 2.5.34 Calculation of bit position in SB relative addressing
### 2.5.5 Instruction Formats

There are four instruction formats: generic, quick, short, and zero. The assembler chooses one format from these four in order to reduce a number bytes in the operand as it generates code for the instruction. Since the assembler has a function to optimize the generated code, the user do not need to specify. Only when it is desirable to specify the format of the code generated by the assembler, add a format specifier.

#### Instruction Formats

1. **Generic format (\texttt{:G})**
   - The op-code contains src and dest addressing information also.
   - Op-code: 2 bytes, src code: 0 to 3 bytes, dest code: 0 to 3 bytes

2. **Quick format (\texttt{:Q})**
   - The op-code contains a verb and immediate data and dest addressing information also.
   - However, the immediate data included in the op-code is a numeral that can be expressed by -7 to +8 or -8 to +7 (varies with each instruction).
   - Op-code: 2 bytes, dest code: 0 to 2 bytes

3. **Short format (\texttt{:S})**
   - The op-code contains src and dest addressing information also. This format is used in some limited addressing modes.
   - Op-code: 1 byte, src code: 0 to 2 bytes, dest code: 0 to 2 bytes

4. **Zero format (\texttt{:Z})**
   - The op-code contains a verb and immediate data and dest addressing information also.
   - However, the immediate data is fixed to 0. This format is used in some limited addressing modes.
   - Op-code: 1 byte, dest code: 0 to 2 bytes
## 2.6 Instruction Set

This section explains the instruction set of the M16C/60 series. The instruction set is summarized by function in list form. In addition, some characteristic instructions among the instruction set are explained in detail.

The table below shows the symbols used in the list and explains their meanings.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>src</td>
<td>Operand that does not store processing result.</td>
</tr>
<tr>
<td>dest</td>
<td>Operand that stores processing result.</td>
</tr>
<tr>
<td>label</td>
<td>Operand that means an address.</td>
</tr>
<tr>
<td>abs16</td>
<td>16-bit absolute value.</td>
</tr>
<tr>
<td>abs20</td>
<td>20-bit absolute value.</td>
</tr>
<tr>
<td>dsp:8</td>
<td>8-bit displacement.</td>
</tr>
<tr>
<td>dsp:16</td>
<td>16-bit displacement.</td>
</tr>
<tr>
<td>dsp:20</td>
<td>20-bit displacement.</td>
</tr>
<tr>
<td>#IMM</td>
<td>Immediate.</td>
</tr>
<tr>
<td>.size</td>
<td>Size specifier (.B, .W)</td>
</tr>
<tr>
<td>←</td>
<td>Transfers in the direction of arrow.</td>
</tr>
<tr>
<td>+</td>
<td>Add.</td>
</tr>
<tr>
<td>−</td>
<td>Subtract.</td>
</tr>
<tr>
<td>*</td>
<td>Multiply.</td>
</tr>
<tr>
<td>/</td>
<td>Divide.</td>
</tr>
<tr>
<td>&amp;</td>
<td>Logical AND.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>^</td>
<td>Exclusive OR.</td>
</tr>
<tr>
<td>!</td>
<td>Negate.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>EXT( )</td>
<td>Extend sign in ( ).</td>
</tr>
<tr>
<td>U, I, O, B, S, Z, D, C</td>
<td>Flag name.</td>
</tr>
<tr>
<td>R0L, R0H, R1, R1H</td>
<td>8-bit register name.</td>
</tr>
<tr>
<td>R0, R1, R2, R3, A0, A1</td>
<td>16-bit register name.</td>
</tr>
<tr>
<td>R2R0, R3R1, A1A0</td>
<td>32-bit register name.</td>
</tr>
<tr>
<td>SB, FB, SP, PC</td>
<td>Register name.</td>
</tr>
<tr>
<td>MOV Dir, BM Cnd, JCnd</td>
<td>Dir (direction) and Cnd (condition) mnemonics are shown in italic.</td>
</tr>
<tr>
<td>JGEU/C, JEQ/Z</td>
<td>Indicate that JGEU/C is written as JGEU or JC, and that JEQ/Z is written as JEQ or JZ.</td>
</tr>
<tr>
<td>&quot;O&quot;</td>
<td>(Addressing) Can be used.</td>
</tr>
<tr>
<td>&quot;−&quot;</td>
<td>(Flag change) Flag changes according to execution result.</td>
</tr>
<tr>
<td>&quot;−&quot;</td>
<td>(Flag change) Flag does not change.</td>
</tr>
</tbody>
</table>
## 2.6.1 Instruction List

In this and following pages, instructions are summarized by function in list form, showing the content of each mnemonic, addressing, and flag changes.

### Transfer

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV.size src,dest</td>
<td>Transfers src to dest or sets immediate in dest.</td>
</tr>
<tr>
<td>MOVA src,dest</td>
<td>Transfers address in src to dest.</td>
</tr>
<tr>
<td>MOV HH src,dest</td>
<td>Transfers 4 high-order bits in src to 4 high-order bits in dest.</td>
</tr>
<tr>
<td>MOV HL src,dest</td>
<td>Transfers 4 high-order bits in src to 4 low-order bits in dest.</td>
</tr>
<tr>
<td>MOV LH src,dest</td>
<td>Transfers 4 low-order bits in src to 4 high-order bits in dest.</td>
</tr>
<tr>
<td>MOV LL src,dest</td>
<td>Transfers 4 low-order bits in src to 4 low-order bits in dest.</td>
</tr>
<tr>
<td>POP.size dest</td>
<td>Restores value from stack area.</td>
</tr>
<tr>
<td>POPM dest</td>
<td>Restores multiple register values collectively from stack area.</td>
</tr>
<tr>
<td>PUSH.size src</td>
<td>Saves register/memory/immediate to stack area.</td>
</tr>
<tr>
<td>PUSHA src</td>
<td>Saves address in src to stack area.</td>
</tr>
<tr>
<td>PUSHM src</td>
<td>Saves multiple registers to stack area.</td>
</tr>
<tr>
<td>LDE.size src,dest</td>
<td>Transfers src from extended data area.</td>
</tr>
<tr>
<td>STE.size src,dest</td>
<td>Transfers src to extended data area.</td>
</tr>
<tr>
<td>STNZ src,dest</td>
<td>Transfers src when Z flag = 0.</td>
</tr>
<tr>
<td>STZ src,dest</td>
<td>Transfers src when Z flag = 1.</td>
</tr>
<tr>
<td>STZX src1,src2,dest</td>
<td>Transfers src1 when Z flag = 1 or src2 when Z flag = 0.</td>
</tr>
<tr>
<td>XCHG.size src,dest</td>
<td>Exchanges src and dest.</td>
</tr>
</tbody>
</table>
*a R0L register is selected for src or dest.
*b Can be selected from R0L, R0H, R1L, or R1H.
*c Immediate is 8 bits.
*d R0L or R0H is selected.
*e dsp:8 [SB] or dsp:8 [FB] is selected.

---

<table>
<thead>
<tr>
<th>Operand</th>
<th>Addressing</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>General instruction</td>
<td>Special instruction</td>
</tr>
<tr>
<td></td>
<td>Immediate</td>
<td>16-bit absolute</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src dest</td>
<td>O</td>
<td>O</td>
</tr>
</tbody>
</table>

---

* dsp:20 [A0] or dsp:20 [FB] is selected.
## Bit Manipulation

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Source</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAND</td>
<td>src</td>
<td>C flag ← src &amp; C flag</td>
</tr>
<tr>
<td>BCLR</td>
<td>dest</td>
<td>dest ← 0</td>
</tr>
<tr>
<td>BMGEU/C</td>
<td>dest</td>
<td>If C = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMLTU/NC</td>
<td>dest</td>
<td>If C = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMEQZ</td>
<td>dest</td>
<td>If Z = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMNE/NZ</td>
<td>dest</td>
<td>If Z = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMGTU</td>
<td>dest</td>
<td>If C &amp; Z = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMLEU</td>
<td>dest</td>
<td>If C &amp; Z = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMPZ</td>
<td>dest</td>
<td>If S = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMN</td>
<td>dest</td>
<td>If S = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMGE</td>
<td>dest</td>
<td>If S ^ O = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMLE</td>
<td>dest</td>
<td>If (S ^ O)</td>
</tr>
<tr>
<td>BMGT</td>
<td>dest</td>
<td>If (S ^ O)</td>
</tr>
<tr>
<td>BMLT</td>
<td>dest</td>
<td>If S ^ O = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMO</td>
<td>dest</td>
<td>If O = 1, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BMNO</td>
<td>dest</td>
<td>If O = 0, dest ← 1; otherwise, dest ← 0</td>
</tr>
<tr>
<td>BNAND</td>
<td>src</td>
<td>C flag ← src &amp; C flag</td>
</tr>
<tr>
<td>BNOR</td>
<td>src</td>
<td>C flag ← src</td>
</tr>
<tr>
<td>BNOT</td>
<td>dest</td>
<td>Inverts dest and stores in dest</td>
</tr>
<tr>
<td>BNTST</td>
<td>src</td>
<td>Z flag ← src,  C flag ← src</td>
</tr>
<tr>
<td>BNXOR</td>
<td>src</td>
<td>C flag ← src ^ C flag</td>
</tr>
<tr>
<td>BOR</td>
<td>src</td>
<td>C flag ← src</td>
</tr>
<tr>
<td>BSET</td>
<td>dest</td>
<td>dest ← 1</td>
</tr>
<tr>
<td>BTST</td>
<td>src</td>
<td>Z flag ← src,  C flag ← src</td>
</tr>
<tr>
<td>BTSTC</td>
<td>dest</td>
<td>Z flag ← dest,  C flag ← dest, dest ← 0</td>
</tr>
<tr>
<td>BTSTS</td>
<td>dest</td>
<td>Z flag ← dest,  C flag ← dest, dest ← 1</td>
</tr>
<tr>
<td>BXOR</td>
<td>src</td>
<td>C flag ← src ^ C flag</td>
</tr>
<tr>
<td>Operands</td>
<td>Addressing</td>
<td>Flag change</td>
</tr>
<tr>
<td>----------</td>
<td>------------</td>
<td>-------------</td>
</tr>
<tr>
<td></td>
<td>Bit instruction</td>
<td>U</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>dest</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>dest</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>dest</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>src</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>dest</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
<tr>
<td>dest</td>
<td>Absolute: O  Register direct: O  Register indirect: O  Register relative: O  Flag direct: O</td>
<td>—</td>
</tr>
</tbody>
</table>

*1 Flag changes when C flag is specified for dest.
## Arithmetic

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS.size dest</td>
<td>dest ←</td>
</tr>
<tr>
<td>ADC.size src,dest</td>
<td>dest ← src + dest + C flag ; Adds hexadecimal with carry.</td>
</tr>
<tr>
<td>ADCF.size dest</td>
<td>dest ← dest + C flag ; Adds carry flag.</td>
</tr>
<tr>
<td>ADD.size src,dest</td>
<td>dest ← src + dest ; Adds hexadecimal without carry.</td>
</tr>
<tr>
<td>CMP.size src,dest</td>
<td>dest - src ; Compares, result determined by flag.</td>
</tr>
<tr>
<td>DADC.size src,dest</td>
<td>dest ← src + dest + C flag ; Adds decimal with carry.</td>
</tr>
<tr>
<td>DADD.size src,dest</td>
<td>dest ← src + dest ; Adds decimal without carry.</td>
</tr>
<tr>
<td>DEC.size dest</td>
<td>dest ← dest - 1 ; Decrements.</td>
</tr>
<tr>
<td>DIV.size src</td>
<td>R0 (quotient), R2 (remainder) ← R2R0 / src ; Divides with sign.</td>
</tr>
<tr>
<td>DIVU.size src</td>
<td>R0 (quotient), R2 (remainder) ← R2R0 / src ; Divides without sign.</td>
</tr>
<tr>
<td>DIVX.size src</td>
<td>R0 (quotient), R2 (remainder) ← R2R0 / src ; Divides with sign.</td>
</tr>
<tr>
<td>DSBB.size src,dest</td>
<td>dest ← dest - src - C flag ; Subtracts decimal with borrow.</td>
</tr>
<tr>
<td>DSUB.size src,dest</td>
<td>dest ← dest - src ; Subtracts decimal without borrow.</td>
</tr>
<tr>
<td>EXTS.size dest</td>
<td>dest ← EXT(dest) ; Extends sign in dest.</td>
</tr>
<tr>
<td>INC.size dest</td>
<td>dest ← dest + 1 ; Increments.</td>
</tr>
<tr>
<td>MUL.size src,dest</td>
<td>dest ← dest + src ; Multiplies with sign.</td>
</tr>
</tbody>
</table>

**Explanation**

Write .W or .B for .size.
<table>
<thead>
<tr>
<th>Operand</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Immediate</td>
<td></td>
<td>U</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td>O</td>
</tr>
</tbody>
</table>

*g src is selected from R0H and R1; dest is selected from R0L and R0.

*h Selected from R0L, R0H, A0, and A1.

*i dsp:8 [SB] or dsp:8 [FB] is selected.

*j Selected from R0L, R0, and R1L.
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULU.size</td>
<td>dest ← dest * src ; Multiplies without sign.</td>
</tr>
<tr>
<td>NEG.size</td>
<td>dest ← 0 - dest ; 2's complement.</td>
</tr>
<tr>
<td>RMPA.size</td>
<td>R2R0 ← sum of products calculation using A0 as multiplicand address, A1 as multiplier address, and R3 as operation count ; Calculates sum of products.</td>
</tr>
<tr>
<td>SBB.size</td>
<td>dest ← dest - src - C flag ; Subtracts with borrow.</td>
</tr>
<tr>
<td>SUB.size</td>
<td>dest ← dest - src ; Subtracts without borrow.</td>
</tr>
<tr>
<td>Operand</td>
<td>General instruction</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------</td>
</tr>
<tr>
<td></td>
<td>16-bit absolute</td>
</tr>
<tr>
<td></td>
<td>Register direct</td>
</tr>
<tr>
<td></td>
<td>Register indirect</td>
</tr>
<tr>
<td></td>
<td>Register relative</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td>O</td>
</tr>
</tbody>
</table>
### Logic

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND.size src,dest</td>
<td>dest ← src &amp; dest ; Logical AND.</td>
</tr>
<tr>
<td>NOT.size dest</td>
<td>dest ← dest ; Inverts all bits.</td>
</tr>
<tr>
<td>OR.size src,dest</td>
<td>dest ← src</td>
</tr>
<tr>
<td>TST.size src,dest</td>
<td>src &amp; dest ; Test.</td>
</tr>
<tr>
<td>XOR.size src,dest</td>
<td>dest ← dest ^ src ; Exclusive OR.</td>
</tr>
</tbody>
</table>

### Shift

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROLC.size dest</td>
<td>Rotates dest left by 1 bit including C flag.</td>
</tr>
<tr>
<td>RORC.size dest</td>
<td>Rotates dest right by 1 bit including C flag.</td>
</tr>
<tr>
<td>ROT.size src,dest</td>
<td>Rotates dest the number of bits specified by src.</td>
</tr>
<tr>
<td>SHA.size src,dest</td>
<td>Numerically shifts dest the number of bits specified by src.</td>
</tr>
<tr>
<td>SHL.size src,dest</td>
<td>Logically shifts dest the number of bits specified by src.</td>
</tr>
</tbody>
</table>

Write .W or .B for .size.
<table>
<thead>
<tr>
<th>Addressing</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>16-bit absolute</td>
<td>Register direct</td>
<td>Register indirect</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>src</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>src</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>O</td>
<td>O</td>
</tr>
</tbody>
</table>

*<k> The range of values that can be used for the immediate is \(-8 \leq \#IMM \leq +8\). However, 0 cannot be used.

*<i> R2R0 or R3R1 is selected.
# Jump

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADJNZ.size src,dest,label</td>
<td>dest ← dest + src&lt;br&gt;If result of dest + src is not 0, jump to label ; Add and conditional branch.</td>
</tr>
<tr>
<td>SBJNZ.size src,dest,label</td>
<td>dest ← dest + src&lt;br&gt;If result of dest - src is not 0, jump to label ; Subtract and conditional branch.</td>
</tr>
<tr>
<td>JGEU/C label</td>
<td>If C = 1, jump to label; otherwise, execute next instruction ; Conditional branch</td>
</tr>
<tr>
<td>JLTU/NC label</td>
<td>If C = 0, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JEQZ label</td>
<td>If Z = 1, jump to label; otherwise, execute next instruction.</td>
</tr>
<tr>
<td>JNE/NZ label</td>
<td>If Z = 0, jump to label; otherwise, execute next instruction.</td>
</tr>
<tr>
<td>JGTU label</td>
<td>If C &amp; Z = 1, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JLEU label</td>
<td>If C &amp; Z = 0, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JPZ label</td>
<td>If S = 0, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JN label</td>
<td>If S = 1, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JGE label</td>
<td>If S</td>
</tr>
<tr>
<td>JLE label</td>
<td>If (S ^ O)</td>
</tr>
<tr>
<td>JGT label</td>
<td>If (S ^ O)</td>
</tr>
<tr>
<td>JLT label</td>
<td>If S ^ O = 1, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JO label</td>
<td>If O = 1, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JNO label</td>
<td>If O = 0, jump to label; otherwise, execute next instruction</td>
</tr>
<tr>
<td>JMP label</td>
<td>Jump to label ; Unconditional branch.</td>
</tr>
<tr>
<td>JMP.length src</td>
<td>Jump to address indicated by src ; Indirect branch.</td>
</tr>
<tr>
<td>JMPS src</td>
<td>Special page branch</td>
</tr>
<tr>
<td>JSR label</td>
<td>Subroutine call</td>
</tr>
<tr>
<td>JSR.length src</td>
<td>Indirect subroutine call</td>
</tr>
<tr>
<td>JSRS src</td>
<td>Special page subroutine call</td>
</tr>
<tr>
<td>RTS src</td>
<td>Return from subroutine</td>
</tr>
</tbody>
</table>

*Write .W or .B for .size.*
### Addressing

<table>
<thead>
<tr>
<th>Operand</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Immediate</td>
<td></td>
<td>U</td>
</tr>
<tr>
<td></td>
<td>16-bit absolute</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Register direct</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Register indirect</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Register relative</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>20-bit absolute</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>32-bit absolute</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>32-bit register direct</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>32-bit register indirect</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>20-bit register relative</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Control register direct</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Control register indirect</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td>src</td>
<td>O(^m)</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td>label</td>
<td>O</td>
<td></td>
<td>–</td>
</tr>
</tbody>
</table>

\(^m\) The range of immediate is \(-8 \leq \#IMM \leq +7\).

\(^n\) The range of immediate is \(-7 \leq \#IMM \leq +8\).

\(^o\) The immediate is 8 bits.

\(^p\) The range of label is PC \(-126 \leq \text{label} \leq \text{PC} + 129\).

\(^q\) If condition is LE, O, GE, GT, NO, or LT, the range of label is \(-126 \leq \text{label} \leq \text{PC} + 129\). Otherwise, the range is \(-127 \leq \text{label} \leq \text{PC} + 128\).

\(^r\) The range of label is PC \(-32,767 \leq \text{label} \leq \text{PC} + 32,768\).
String

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMOVB.size</td>
<td>String transfer in decrementing address direction using R1H and A0 as source address, A1 as destination address, and R3 as transfer count</td>
</tr>
<tr>
<td>SMOVF.size</td>
<td>String transfer in incrementing address direction using R1H and A0 as source address, A1 as destination address, and R3 as transfer count</td>
</tr>
<tr>
<td>SSTR.size</td>
<td>String store in incrementing address direction using R0 as transfer data, A1 as destination address, and R3 as transfer count</td>
</tr>
</tbody>
</table>

Write .W or .B for .size.
## Addressing

<table>
<thead>
<tr>
<th>Operand</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>16-bit absolute</td>
<td>Register direct</td>
<td>U I O B S Z D C</td>
</tr>
<tr>
<td></td>
<td>Register indirect</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Register relative</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>20-bit absolute</td>
<td>Control register</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20-bit register direct</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>32-bit absolute</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>32-bit register direct</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>32-bit register indirect</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>32-bit register relative direct</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Caution: There is no addressing that can be used for string operation.
## Other

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRK</td>
<td>Generate BRK interrupt</td>
</tr>
<tr>
<td>ENTER src</td>
<td>Build stack frame</td>
</tr>
<tr>
<td>EXITD</td>
<td>Clean up stack frame and return from subroutine</td>
</tr>
<tr>
<td>FCLR dest</td>
<td>Clear dest flag</td>
</tr>
<tr>
<td>FSET dest</td>
<td>Set dest flag</td>
</tr>
<tr>
<td>INT src</td>
<td>Generate software interrupt</td>
</tr>
<tr>
<td>INTO</td>
<td>When O flag = 1, generate overflow interrupt</td>
</tr>
<tr>
<td>LDC src,dest</td>
<td>Transfer to control register of src</td>
</tr>
<tr>
<td>LDCTX abs16,abs20</td>
<td>Restore task context from stack</td>
</tr>
<tr>
<td>LDINTB src</td>
<td>Transfer src to INTB</td>
</tr>
<tr>
<td>LDPL src</td>
<td>Transfer src to IPL</td>
</tr>
<tr>
<td>NOP</td>
<td>No operation</td>
</tr>
<tr>
<td>POPC dest</td>
<td>Restore control register from stack area</td>
</tr>
<tr>
<td>PUSHC src</td>
<td>Save control register to stack area</td>
</tr>
<tr>
<td>REIT</td>
<td>Return from interrupt routine ; Returns from interrupt.</td>
</tr>
<tr>
<td>STC src,dest</td>
<td>Transfer from control register to dest</td>
</tr>
<tr>
<td>STCTX abs16,abs20</td>
<td>Save task context to stack</td>
</tr>
<tr>
<td>UND</td>
<td>Generate interrupt for undefined instruction</td>
</tr>
<tr>
<td>WAIT</td>
<td>Halt program. Program can be restarted by interrupt or reset.</td>
</tr>
</tbody>
</table>
### Operands and Addressing

<table>
<thead>
<tr>
<th>Operand</th>
<th>General instruction</th>
<th>Special instruction</th>
<th>Flag change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>16-bit absolute</td>
<td>Register direct</td>
<td>U I O B S Z D C</td>
</tr>
<tr>
<td></td>
<td>Register indirect</td>
<td>Register relative</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20-bit absolute</td>
<td>32-bit register direct</td>
<td></td>
</tr>
<tr>
<td></td>
<td>32-bit register direct</td>
<td>20-bit register relative</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Control register direct</td>
<td></td>
<td></td>
</tr>
<tr>
<td>src</td>
<td>O*&lt;sup&gt;s&lt;/sup&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>Selected flag is cleared to 0.</td>
<td></td>
</tr>
<tr>
<td>src</td>
<td>O*&lt;sup&gt;t&lt;/sup&gt;</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>Selected flag is set to 1.</td>
<td></td>
</tr>
<tr>
<td>src</td>
<td>O*&lt;sup&gt;u&lt;/sup&gt;</td>
<td>O</td>
<td>O</td>
</tr>
<tr>
<td>dest</td>
<td>O</td>
<td>Flag changes only when dest is FLG.</td>
<td></td>
</tr>
<tr>
<td>src</td>
<td>O*&lt;sup&gt;v&lt;/sup&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>dest</td>
<td>O*&lt;sup&gt;w&lt;/sup&gt;</td>
<td>Flag changes only when dest is FLG.</td>
<td></td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td>Returns to FLG state before interrupt request was accepted.</td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>src</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>dest</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*<sup>s</sup> The immediate can be specified using 8 bits.
*<sup>t</sup> The range of immediate is 0 ≤ #IMM ≤ 63.
*<sup>u</sup> The immediate can be specified using 20 bits.
*<sup>v</sup> The range of immediate is 0 ≤ #IMM ≤ 7.
*<sup>w</sup> Any control register except PC register can be selected.
2.6.2 Transfer and String Instructions

Transfers normally are performed in bytes or words. There are 14 transfer instructions available. Included among these are a 4-bit transfer instruction that transfers only 4 bits, a conditional store instruction that is combined with conditional branch, and a string instruction that transfers data collectively.

This section explains these three characteristic instructions of the M16C/60, M16C/20 series among its data transfer-related instructions.

4 Bit Transfer Instruction

This instruction transfers 4 high-order or low-order bits of an 8-bit register or memory. This instruction can be used for generating unpacked BCD code or I/O port input/output in 4 bits. The mnemonic placed in Dir varies depending on whether the instruction is used to transfer high-order or low-order 4 bits. When using this instruction, be sure to use R0L for src or dest.

Table 2.6.1 4 Bit Transfer Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVHH</td>
<td>src,dest</td>
<td>Transfer 4 high-order bits: src → 4 high-order bits: dest</td>
</tr>
<tr>
<td>MOVHL</td>
<td>src,dest</td>
<td>Transfer 4 high-order bits: src → 4 low-order bits: dest</td>
</tr>
<tr>
<td>MOVLH</td>
<td>src,dest</td>
<td>Transfer 4 low-order bits: src → 4 high-order bits: dest</td>
</tr>
<tr>
<td>MOVLL</td>
<td>src,dest</td>
<td>Transfer 4 low-order bits: src → 4 low-order bits: dest</td>
</tr>
</tbody>
</table>

Note: Either src or dest must always be R0L.
Conditional Store Instruction

This is a conditional transfer instruction that uses the Z flag state as the condition of transfer. This instruction allows the user to perform condition determination and data transfer in one instruction. There are three types of conditional store instructions: STZ, STNZ, and STZX. Figure 2.6.1 shows an example of how the instruction works.

Table 2.6.2 Conditional Store Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>STZ</td>
<td>STZ src,dest</td>
<td>Transfers src to dest when Z flag = 1.</td>
</tr>
<tr>
<td>STNZ</td>
<td>STNZ src,dest</td>
<td>Transfers src to dest when Z flag = 0.</td>
</tr>
<tr>
<td>STZX</td>
<td>STZX src1,src2,dest</td>
<td>Transfers src1 to dest when Z flag = 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Transfers src2 to dest when Z flag = 0.</td>
</tr>
</tbody>
</table>

Note: Only #IMM8 (8-bit immediate) can be used for src, src1, and src2.

Figure 2.6.1 Typical operations of conditional store instructions
String Instruction

This instruction transfers data collectively. Use it for transferring blocks and clearing RAM. Set the source address, destination address, and transfer count in each register before executing the instruction, as shown in Figure 2.6.2. Data is transferred in bytes or words. Figure 2.6.3 shows an example of how the string instruction works.

Table 2.6.3 String Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMOVF</td>
<td>SMOVF .B</td>
<td>Transfers string in incrementing address direction.</td>
</tr>
<tr>
<td></td>
<td>SMOVF .W</td>
<td></td>
</tr>
<tr>
<td>SMOVB</td>
<td>SMOVB .B</td>
<td>Transfers string in decrementing address direction.</td>
</tr>
<tr>
<td></td>
<td>SMOVB .W</td>
<td></td>
</tr>
<tr>
<td>SSTR</td>
<td>SSTR .B</td>
<td>Stores string in incrementing address direction.</td>
</tr>
<tr>
<td></td>
<td>SSTR .W</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2.6.2 Setting registers for string instructions

Figure 2.6.3 Typical operations of string instructions
2.6.3 Arithmetic Instructions

There are 31 arithmetic instructions available. This section explains the characteristic arithmetic instructions of the M16C/60 series.

Multiply Instruction

There are two multiply instructions: signed and unsigned multiply instructions. These two instructions allow the user to specify the desired size. When .B is specified, calculation is performed in (8 bits) x (8 bits) = (16 bits); when .W is specified, calculation is performed in (16 bits) x (16 bits) = (32 bits).

If .B is specified, address registers cannot be used in both src and dest. Note also that the flag does not change in the multiply instruction. Figure 2.6.4 shows an example of how the multiply instruction works.

Table 2.6.4 Multiply Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL</td>
<td>MUL.B src,dest</td>
<td>Signed multiply instruction dest ← src X dest</td>
</tr>
<tr>
<td></td>
<td>MUL.W src,dest</td>
<td></td>
</tr>
<tr>
<td>MULU</td>
<td>MULU.B src,dest</td>
<td>Uns signed multiply instruction dest ← src X dest</td>
</tr>
<tr>
<td></td>
<td>MULU.W src,dest</td>
<td></td>
</tr>
</tbody>
</table>

MUL

63 x 20 = 1260

\[
\begin{align*}
3F_{H} & \times 14_{H} = 04\text{EC}_{H} \\
8 \text{ bits} & \times 8 \text{ bits} = 16 \text{ bits}
\end{align*}
\]

1000 x 365 = 365000

\[
\begin{align*}
03\text{E8}_{H} & \times 01\text{6D}_{H} = 00\text{05}\text{91C8}_{H} \\
16 \text{ bits} & \times 16 \text{ bits} = 32 \text{ bits}
\end{align*}
\]

MULU

8 bits x 8 bits = 16 bits

16 bits x 16 bits = 32 bits

Figure 2.6.4 Typical operations of multiply instructions
**Divide Instruction**

There are three types of divide instructions: two signed divide instructions and one unsigned divide instruction. All these three instructions allow the user to specify the desired size. When `.B` is specified, calculation is performed in $(16 \text{ bits}) \div (8 \text{ bits}) = (8 \text{ bits}) ... \text{(remainder in } 8 \text{ bits)}$; when `.W` is specified, calculation is performed in $(32 \text{ bits}) \div (16 \text{ bits}) = (16 \text{ bits}) ... \text{(remainder in } 16 \text{ bits)}$. Only the O flag changes state in the divide instruction. Figure 2.6.5 shows an example of how the divide instruction works.

**Table 2.6.5 Divide Instruction**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIV</td>
<td>DIV.B src</td>
<td>Signed divide instruction</td>
</tr>
<tr>
<td></td>
<td>DIV.W src</td>
<td>Sign of remainder matches that of dividend.</td>
</tr>
<tr>
<td>DIVX</td>
<td>DIVX.B src</td>
<td>Signed divide instruction</td>
</tr>
<tr>
<td></td>
<td>DIVX.W src</td>
<td>Sign of remainder matches that of divisor.</td>
</tr>
<tr>
<td>DIVU</td>
<td>DIVU.B src</td>
<td>Unsigned divide instruction</td>
</tr>
<tr>
<td></td>
<td>DIVU.W src</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operation</th>
<th>Signed divide instruction</th>
<th>Unsigned divide instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1263 \div 20 = 63 ... 3$</td>
<td>$[04 \text{EF}]<em>{H} \div [14]</em>{H} = [3F]<em>{H} \text{ (Remainder) } [03]</em>{H}$</td>
<td>$[365001]<em>{H} \div [00 \text{C9}]</em>{H} = [01 \text{6D}]<em>{H} \text{ (Remainder) } [00 \text{01}]</em>{H}$</td>
</tr>
<tr>
<td>$365001 \div 1000 = 365 ... 1$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 2.6.5 Typical operations of divide instructions**
Difference between DIV and DIVX Instructions

Both DIV and DIVX are signed divide instructions. The difference between these two instructions is the sign of the remainder.

As shown in Table 2.6.6, the sign of the remainder deriving from the DIV instruction is the same as that of the dividend. With the DIVX instruction, however, the sign is the same as that of the divisor.

Table 2.6.6 Difference between DIV and DIVX Instructions

<table>
<thead>
<tr>
<th></th>
<th>DIV</th>
<th></th>
<th>DIVX</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>33 ÷ 4 = 8 ... 1</td>
<td></td>
<td>33 ÷ 4 = 8 ... 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>33 ÷ (–4) = –8 ... 1</td>
<td></td>
<td>33 ÷ (–4) = –9 ... (–3)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>–33 ÷ 4 = –8 ... (–1)</td>
<td></td>
<td>–33 ÷ 4 = –9 ... 3</td>
<td></td>
</tr>
</tbody>
</table>

The sign of the remainder is the same as that of the dividend.
The sign of the remainder is the same as that of the divisor.
Decimal Add Instruction

There are two types of decimal add instructions: one with a carry and the other without a carry. The S, Z, and C flags change state when the decimal add instruction is executed. Figure 2.6.6 shows an example of how these instructions operate.

Table 2.6.7 Decimal Add Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>DADD</td>
<td>DADD .B src,dest DADD .W src,dest</td>
<td>Add in decimal not including carry.</td>
</tr>
<tr>
<td>DADC</td>
<td>DADC .B src,dest DADC .W src,dest</td>
<td>Add in decimal including carry.</td>
</tr>
</tbody>
</table>

Figure 2.6.6 Typical operations of decimal add instructions
Decimal Subtract Instruction

There are two types of decimal subtract instructions: one with a borrow and the other without a borrow. The S, Z, and C flags change state when the decimal subtract instruction is executed. Figure 2.6.7 shows an example of how these instructions operate.

Table 2.6.8 Decimal Subtract Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>DSUB</td>
<td>DSUB .B DSUB .W</td>
<td>Subtract in decimal not including borrow.</td>
</tr>
<tr>
<td></td>
<td>src,dest src,dest</td>
<td></td>
</tr>
<tr>
<td></td>
<td>src,dest src,dest</td>
<td></td>
</tr>
</tbody>
</table>

DSUB

2 digits 78 − 11 = 67 4 digits 1234 − 1111 = 0123

<table>
<thead>
<tr>
<th>10's place</th>
<th>1's place</th>
<th>1000's place</th>
<th>100's place</th>
<th>1's place</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>8</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C flag

DSBB

2 digits 78 − 11 − C flag = 66 4 digits 1234 − 1111 − C flag = 0122

<table>
<thead>
<tr>
<th>10's place</th>
<th>1's place</th>
<th>1000's place</th>
<th>100's place</th>
<th>1's place</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>8</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C flag</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C flag

Figure 2.6.7 Typical operations of decimal subtract instructions
Add (Subtract) & Conditional Branch Instruction

This instruction is convenient for determining whether repeat processing is terminated or not. The values added or subtracted by this instruction are limited to 4-bit immediate. Specifically, the value is -8 to +7 for the ADJNZ instruction, and -7 to +8 for the SBJNZ instruction. The range of addresses to which control can jump is -126 to +129 from the start address of the ADJNZ/SBJNZ instruction. Figure 2.6.8 shows an example of how the add (subtract) & conditional branch instruction works.

Table 2.6.9  Add (Subtract) & Conditional Branch Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADJNZ</td>
<td>ADJNZ.B #IMM,dest,label</td>
<td>Adds immediate to dest. Jump to label if result is not 0.</td>
</tr>
<tr>
<td></td>
<td>ADJNZ.W #IMM,dest,label</td>
<td></td>
</tr>
<tr>
<td>SBJNZ</td>
<td>SBJNZ.B #IMM,dest,label</td>
<td>Subtracts immediate from dest. Jump to label if result is not 0.</td>
</tr>
<tr>
<td></td>
<td>SBJNZ.W #IMM,dest,label</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: #IMM can only be a 4-bit immediate (-8 to +7 for the ADJNZ instruction; -7 to +8 for the SBJNZ instruction).

Note 2: The range of addresses to which control can jump in PC relative addressing is -126 to +129 from the start address of the ADJNZ/SBJNZ instruction.

ADJNZ.W #2,R0,LOOP    SBJNZ.W #2,R0,LOOP

Figure 2.6.8  Typical operations of add (subtract) & conditional branch instructions
Sum of Products Calculate Instruction

This instruction calculates a sum of products and if an overflow occurs during calculation, generates an overflow interrupt. Set the multiplicand address, multiplier address, and sum of products calculation count in each register as shown in Figure 2.6.9. Figure 2.6.10 shows an example of how the sum-of-products calculate instruction works.

<table>
<thead>
<tr>
<th>Multiplicand address</th>
<th>A0</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiplier address</td>
<td>A1</td>
<td>16</td>
</tr>
<tr>
<td>Sum of products calculation count</td>
<td>R3</td>
<td>16</td>
</tr>
<tr>
<td>Calculation result</td>
<td>R2R0</td>
<td>16</td>
</tr>
</tbody>
</table>

*When operating in bytes, the register used to store the calculation result is R0.

**Figure 2.6.9 Setting registers for sum-of-products calculation instruction**

**Table 2.6.10 Sum of Products Calculate Instruction**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMPA</td>
<td>RMPA .B .W</td>
<td>Calculates a sum of products using A0 as multiplicand address, A1 as multiplier address, and R3 as operation count.</td>
</tr>
</tbody>
</table>

Note 1: If an overflow occurs during calculation, the overflow flag (O flag) is set to 1 before terminating the calculation.

Note 2: If an interrupt is requested during calculation, the sum of products calculation count is decremented after completing the addition in progress before accepting the interrupt request.

**Figure 2.6.10 Typical operation of sum-of-products calculation instruction**
2.6.4 Sign Extend Instruction

This instruction substitutes sign bits for the bits to be extended to extend the bit length. This section explains the sign extend instruction.

Sign Extend Instruction

This instruction performs 8-bit or 16-bit sign extension. If .W is specified for the size specifier, the bit length is sign extended from 16 bits to 32 bits. In this case, be sure to use the R0 register. Figure 2.6.11 show an example of how the sign extend instruction works.

Table 2.6.11 Sign Extend Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTΣ</td>
<td>EXTΣ.B dest</td>
<td>Sign extends dest from 8 bits to 16</td>
</tr>
<tr>
<td></td>
<td>EXTΣ.W R0</td>
<td>bits or from 16 bits (R0) to 32 bits</td>
</tr>
</tbody>
</table>

8-bit sign extension

Sign bits are substituted for the extended bits.

Figure 2.6.11 Typical operation of sign extend instruction
2.6.5 Bit Instructions

This section explains the bit instructions of the M16C/60 series.

Logical Bit Manipulating Instruction

This instruction ANDs or ORs a specified register or memory bit and the C flag and stores the result in the C flag. Figure 2.6.12 shows an example of how the logical bit manipulating instruction works.

Table 2.6.12 Logical Bit Manipulating Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAND</td>
<td>BAND src</td>
<td>C ← src &amp; C ; ANDs C and src.</td>
</tr>
<tr>
<td>BNAND</td>
<td>BNAND src</td>
<td>C ← src &amp; C ; ANDs C and src.</td>
</tr>
<tr>
<td>BOR</td>
<td>BOR src</td>
<td>C ← src</td>
</tr>
<tr>
<td>BNOR</td>
<td>BNOR src</td>
<td>C ← src</td>
</tr>
<tr>
<td>BXOR</td>
<td>BXOR src</td>
<td>C ← src ^ C ; Exclusive ORs C and src.</td>
</tr>
<tr>
<td>BNXOR</td>
<td>BNXOR src</td>
<td>C ← src ^ C ; Exclusive ORs C and src.</td>
</tr>
</tbody>
</table>

BAND 4,R1

ANDs the R1 register's bit 4 and the C flag.

Figure 2.6.12 Typical operation of logical bit manipulating instruction
Conditional Bit Transfer Instruction

This instruction transfers a bit from depending on whether a condition is met. If the condition is true, it transfers a 1; if the condition is false, it transfers a 0. In all cases, a flag is used to determine whether the condition is true or false. This instruction must be preceded by an instruction that causes the flag to change. Figure 2.6.13 shows an example of how the conditional bit transfer instruction works.

Table 2.6.13 Conditional Bit Transfer Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>BMCnd</td>
<td>BMCnd dest C</td>
<td>Transfers a 1 if condition is true or a 0 if condition is false.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Cnd</th>
<th>True/false determining conditions (14 conditions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GEU/C</td>
<td>C = 1</td>
</tr>
<tr>
<td>GTU</td>
<td>C = 1 &amp; Z = 0</td>
</tr>
<tr>
<td>EQ/Z</td>
<td>Z = 1</td>
</tr>
<tr>
<td>N</td>
<td>S = 1</td>
</tr>
<tr>
<td>LE</td>
<td>(Z = 1)</td>
</tr>
<tr>
<td>O</td>
<td>O = 1</td>
</tr>
<tr>
<td>GE</td>
<td>(S = 1 &amp; O = 1)</td>
</tr>
<tr>
<td>LTU/NC</td>
<td>C = 0</td>
</tr>
<tr>
<td>LEU</td>
<td>C = 0</td>
</tr>
<tr>
<td>NE/NZ</td>
<td>Z = 0</td>
</tr>
<tr>
<td>PZ</td>
<td>S = 0</td>
</tr>
<tr>
<td>GT</td>
<td>(S = 1 &amp; O = 1 &amp; Z = 0)</td>
</tr>
<tr>
<td>NO</td>
<td>O = 0</td>
</tr>
<tr>
<td>LT</td>
<td>(S = 1 &amp; O = 0)</td>
</tr>
</tbody>
</table>

BMGEU 3,1000H[SB]

(If SB and FLG register status is as follows)

SB = 0500H

FLG = 01 00 00 00 00 00 00 01 00 00 00 00 00 01 01

Since C = 1, the condition is true. Therefore, bit 3 at address 01500H is set to 1.

Figure 2.6.13 Typical operation of conditional bit transfer instruction
2.6.6 Branch Instructions

There are ten branch instructions available with the M16C/60 series. This section explains some characteristic branch instructions among these.

Unconditional Branch Instruction

This instruction causes control to jump to label unconditionally. The jump distance specifier normally is omitted. When this specifier is omitted, the assembler optimizes the jump distance when assembling the program. Figure 2.6.14 shows an example of how the unconditional branch instruction works.

Table 2.6.14 Unconditional Branch Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP</td>
<td>.S</td>
<td>Jumps to label.</td>
</tr>
<tr>
<td></td>
<td>JMP .B</td>
<td>label</td>
</tr>
<tr>
<td></td>
<td>JMP .W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>JMP .A</td>
<td></td>
</tr>
</tbody>
</table>

Range of jump:
.S Jump in PC relative addressing from +2 to +9 (operand: 0 byte)
.B Jump in PC relative addressing from –127 to +128 (operand: 1 byte)
.W Jump in PC relative addressing from –32,767 to +32,768 (operand: 2 bytes)
.A Jump in 20-bit absolute addressing (operand: 3 bytes)

JMP LABEL1

The asterisk * denotes the start address of the JMP instruction's operand.

Figure 2.6.14 Typical operation of unconditional branch instruction
Indirect Branch Instruction

This instruction causes control to jump indirectly to the address indicated by src. If .W is specified for the jump distance specifier, control jumps to the start address of the JMPI instruction plus src (added including the sign). In this case, if src is memory, the instruction requires 2 bytes of memory capacity. If .A is specified for the jump distance specifier, control jumps to src. In this case, if src is memory, the instruction requires 3 bytes of memory capacity. When using this instruction, always be sure to specify a jump distance specifier. Figure 2.6.15 shows an example of how the indirect branch instruction works.

Table 2.6.15 Indirect Branch Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMPI</td>
<td>JMPI .W src</td>
<td>Jumps indirectly to the address indicated by src.</td>
</tr>
<tr>
<td>JMPI.A</td>
<td>[A0]</td>
<td></td>
</tr>
</tbody>
</table>

Range of jump: .W  Jump in PC relative addressing from –32,768 to +32,767
.A  Jump in 20-bit absolute addressing

![Figure 2.6.15 Typical operation of indirect branch instruction](image-url)
Special Page Branch Instruction

This instruction causes control to jump to the address that is set in each table of the special page vector table plus F0000H. The range of addresses to which control jumps is F0000H to FFFFFH. Although the jump address is stored in memory, this instruction can execute branching at high speed.

Use a special page number or label to specify the jump address. Be sure to add '#' before the special page number or '\' before the label. If a label is used to specify the jump address, the assembler obtains the special page number by calculation. Figure 2.6.16 shows an example of how the special page branch instruction works.

Table 2.6.16  Special Page Branch Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMPS</td>
<td>JMPS #special page number</td>
</tr>
<tr>
<td></td>
<td>JMPS \label</td>
</tr>
<tr>
<td></td>
<td>18 ≤ special page number ≤ 255</td>
</tr>
</tbody>
</table>

**JMPS  #251**

![Diagram of special page branch instruction](image)

**Figure 2.6.16  Typical operation of special page branch instruction**
Conditional Branch Instruction

This instruction examines flag status with respect to the conditions listed below and causes control to branch if the condition is true or executes the next instruction if the condition is false. Figure 2.6.17 shows an example of how the conditional branch instruction works.

Table 2.6.17  Conditional Branch Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>JCnd</td>
<td>JCnd label</td>
<td>Jumps to label if condition is true or executes next instruction if condition is false.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Cnd</th>
<th>True/false determining conditions (14 conditions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GEU/C</td>
<td>$C = 1$</td>
</tr>
<tr>
<td>GTU</td>
<td>$C = 1 &amp; Z = 0$</td>
</tr>
<tr>
<td>EQ/Z</td>
<td>$Z = 1$</td>
</tr>
<tr>
<td>N</td>
<td>$S = 1$</td>
</tr>
<tr>
<td>LE</td>
<td>$(Z = 1) | (S = 1 &amp; O = 0) | (S = 0 &amp; O = 1)$</td>
</tr>
<tr>
<td>O</td>
<td>$O = 1$</td>
</tr>
<tr>
<td>GE</td>
<td>$(S = 1 &amp; O = 1) | (S = 0 &amp; O = 0)$</td>
</tr>
<tr>
<td>LTU/NC</td>
<td>$C = 0$</td>
</tr>
<tr>
<td>LEU</td>
<td>$C = 0 | Z = 1$</td>
</tr>
<tr>
<td>NE/NZ</td>
<td>$Z = 0$</td>
</tr>
<tr>
<td>PZ</td>
<td>$S = 0$</td>
</tr>
<tr>
<td>GT</td>
<td>$(S = 1 &amp; O = 1 &amp; Z = 0) | (S = 0 &amp; O = 0 &amp; Z = 0)$</td>
</tr>
<tr>
<td>NO</td>
<td>$O = 0$</td>
</tr>
<tr>
<td>LT</td>
<td>$(S = 1 &amp; O = 0) | (S = 0 &amp; O = 1)$</td>
</tr>
</tbody>
</table>

Range of jump : -127 to +128 (PC relative) for GEU/C, GTU, EQ/Z, N, LTU/NC, LEU, NE/NZ, and PZ

-126 to +129 (PC relative) for LE, O, GE, GT, NO, and LT

JEQ LABEL1

(Jumps to LABEL1 if Z flag = 1)
2.6.7 High-level Language Support Instructions

These instructions are used to build and clean up a stack frame. They execute complicated processing matched to high-level languages in one instruction.

Building Stack Frame

ENTER is an instruction to build a stack frame. Use #IMM to set bytes of the automatic variable area. Figure 2.6.18 shows an example of how this instruction works.

Table 2.6.18 Stack Frame Build Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENTER</td>
<td>ENTER #IMM</td>
<td>Builds stack frame.</td>
</tr>
</tbody>
</table>

Note: #IMM indicates the size (in bytes) of the automatic variable area with only IMM8 (unsigned 8-bit immediate).

ENTER  #3
1) Saves FB register to stack area.
2) Transfers SP to FB.
3) Subtracts specified immediate from SP to modify SP (to allocate automatic variable area of called function).

[ Before executing ENTER instruction ] [ After executing ENTER instruction]

Figure 2.6.18 Typical operation of stack frame build instruction
Cleaning Up Stack Frame

The EXITD instruction cleans up the stack frame and returns control from the subroutine. It performs these operations simultaneously. Figure 2.6.19 shows an example of how the stack frame clean-up instruction works.

Table 2.6.19 Stack Frame Clean-up Instruction

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXITD</td>
<td>EXITD</td>
<td>Cleans up stack frame.</td>
</tr>
</tbody>
</table>

EXITD
1) Transfers FB to SP.
2) Restores FB from stack area.
3) Returns from subroutine (function) (operates in the same way as RTS instruction).

[ Before executing EXITD instruction ]

[ After executing EXITD instruction ]

Figure 2.6.19 Typical operation of stack frame clean-up instruction
2.6.8 OS Support Instructions

These instructions save and restore task context. They execute context switching required for task switchover in one instruction.

OS Support Instructions

There are two types of instructions: STCTX and LDCTX. The STCTX instruction saves task context. The LDCTX instruction restores task context. Figure 2.6.20 shows a context table of tasks. Use the context table’s register information to specify whether register values be transferred to the stack area. Use the SP correction value to set the register bytes to be transferred. The OS support instructions save and restore task context to and from the stack area by using these pieces of information.

Table 2.6.20 OS Support Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description Format</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>STCTX</td>
<td>STCTX abs16,abs20</td>
<td>Saves task context.</td>
</tr>
<tr>
<td>LDCTX</td>
<td>LDCTX abs16,abs20</td>
<td>Restores task context.</td>
</tr>
</tbody>
</table>

Note 1: abs16 indicates the memory address where task number (8 bits) is stored.
Note 2: abs20 indicates the start address of the context table.

Figure 2.6.20 Context table
Operation for Saving Context (STCTX instruction)

**Operation 1**
Double abs16 (task number) and add abs20 (start address of context table) to it. Read out the memory content indicated by the calculation result of (task number) x 2 + abs20 as register information (8-bit data).

**Operation 2**
Save the registers indicated by the register information to the stack area.

**Operation 3**
Read out the content at the address next to the register information (i.e., an address incremented by 1) as the SP correction value (8-bit data).

**Operation 4**
Subtract the SP correction value from SP to modify it.
Operation for Restoring Context (LDCTX instruction)

**Operation 1**
Double abs16 (task number) and add abs20 (base address of context table) to it. Read out the memory content indicated by the calculation result of (task number) x 2 + abs20 as register information (8-bit data).

**Operation 2**
Restore the registers indicated by the register information from the stack area. (The SP register value does not change at this point in time.)

**Operation 3**
Read out the content at the address next to the register information (i.e., an address incremented by 1) as SP correction value (8-bit data).

**Operation 4**
Add the SP correction value to SP to modify it.
2.7 Outline of Interrupt

This section explains the types of interrupt sources available with the M16C/60 group and the internal processing (interrupt sequence) performed after an interrupt request is accepted until an interrupt routine is executed. For details on how to use each interrupt and how to set, refer to Chapter 4.

2.7.1 Interrupt Sources and Control

The following explains the interrupt sources available with the M16C/60 group.

Interrupt Sources in M16C/60 Group

Figure 2.7.1 shows the interrupt sources available with the M16C/60 group. Hardware interrupts consist of six types of special interrupts such as reset and NMI and various peripheral I/O interrupts(Note) that are dependent on built-in peripheral functions such as timers and external pins. Special interrupts are nonmaskable; peripheral I/O interrupts are maskable. Maskable interrupts are enabled and disabled by an interrupt enable flag (I flag), an interrupt priority level select bit, and the processor interrupt priority level (IPL). Software interrupts generate an interrupt request by executing a software interrupt instruction. There are four types of software interrupts: an INT instruction interrupt, a BRK instruction interrupt, an overflow interrupt, and an undefined instruction interrupt.

Note: Peripheral functions vary with each type of microcomputer used. For details about peripheral interrupts, refer to the data sheet and user's manual of your microcomputer.
2.7.2 Interrupt Sequence

The following explains the interrupt sequence performed in the M16C/60 group.

Interrupt Sequence

When an interrupt request occurs during instruction execution, interrupt priorities are resolved after completing the instruction execution under way and the processor enters an interrupt sequence beginning with the next cycle. (See Figure 2.7.2.) However, if an interrupt request occurs when executing a string instruction (SMOVF, SMOVB, or SSTR) or sum-of-product calculating instruction (RMPA), the operation of the instruction under way is suspended before entering an interrupt sequence. (See Figure 2.7.3.) In the interrupt sequence, first the contents of the flag register and program counter before the interrupt request was accepted are saved to the stack area and interrupt-related register values(Note) are set. When the interrupt sequence is completed, the processor goes to interrupt processing. Note that no interrupt but a reset is accepted when executing the interrupt sequence.

1. Interrupt under normal condition

![Diagram of Interrupt Sequence 1]

Figure 2.7.2 Interrupt sequence 1

2. Interrupt under exceptional condition

If an interrupt request is generated when executing one of the following instructions, the interrupt sequence occurs in the middle of that instruction execution.

(1) String transfer instruction (SMOVF, SMOVB, SSTR)
(2) Sum-of-product calculating instruction (RMPA)

![Diagram of Interrupt Sequence 2]

Figure 2.7.3 Interrupt sequence 2

Note: These include flag register and processor interrupt priority level.
Chapter 3

Functions of Assembler

3.1 Outline of AS30 System
3.2 Method for Writing Source Program
3.1 Outline of AS30 System

The AS30 system is a software system that supports development of programs for controlling the M16C/60, M16C/20 series single-chip microcomputers at the assembly language level. In addition to the assembler, the AS30 system comes with a linkage editor and a load module converter. This section explains the outline of AS30.

Functions

- Relocatable assemble function
- Optimized code generating function
- Macro function
- High-level language source level debug function
- Various file generating function
- IEEE-695 format(Note 1) file generating function

Configuration

The AS30 system consists of the following programs:

- **Assembler driver (as30)**
  This is an execution file to start up the macroprocessor and assembler processor. This assembler driver can process multiple assembly source files.

- **Macroprocessor (mac30)**
  This program processes macro directive commands in the assembly source file and performs preprocessing for the assembly processor, thereby generating an intermediate file. This intermediate file is erased after processing by the assembler processor is completed.

- **Assembler processor (asp30)**
  This program converts the intermediate file generated by the macroprocessor into a relocatable module file.

- **Linkage editor (ln30)**
  This program links the relocatable module files generated by the assembler processor to generate an absolute module file.

- **Load module converter (lmc30)(Note 2)**
  This program converts the absolute module file generated by the linkage editor into a machine language file that can be programmed into ROM.

- **Librarian (lb30)**
  By reading in the relocatable module files, this program generates and manages a library file.

- **Cross referencer (xrf30)**
  This program generates a cross reference file that contains definition of various symbols and labels used in the assembly source file created by the user.

- **Absolute lister (abs30)**
  Based on the address information in the absolute module file, this program generates an absolute list file that can be output to a printer.

Note 1: IEEE stands for the Institute of Electrical and Electronics Engineers.

Note 2: The load module converter is a program to convert files into the format in which they can be programmed into M16C/60, M16C/20 series ROMs.
Outline of Processing by AS30 System

Figure 3.1.1 schematically shows the assemble processing performed by the AS30 system.

- **Assembly source file**
- **Relocatable module file**
- **Assembler list file**
- **Cross reference file**
- **Library file**
- **Absolute module file**
- **Motorola S format file**
- **Intel HEX format file**
- **Absolute list file**

Figure 3.1.1 Outline of assemble processing performed by AS30
Input/output Files Handled by AS30

The table below separates the input files and the output files handled by the AS30 system. Any desired file names can be assigned. However, if the extension of a file name is omitted, the AS30 system automatically adds a default file extension. These default extensions are shown in parenthesis in the table below.

Table 3.1.1 List of Input/output Files

<table>
<thead>
<tr>
<th>Program Name</th>
<th>Input File Name (Extension)</th>
<th>Output File Name (Extension)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assembler</td>
<td>Source file (.as30)</td>
<td>Relocatable module file (.r30)</td>
</tr>
<tr>
<td>as30</td>
<td>Include file (.inc)</td>
<td>Assembler list file (.lst)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Assembler error tag file (.atg)</td>
</tr>
<tr>
<td>Linkage editor</td>
<td>Relocatable module file (.r30)</td>
<td>Absolute module file (.x30)</td>
</tr>
<tr>
<td>ln30</td>
<td>Library file (.lib)</td>
<td>Map file (.map)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Link error tag file (.ltg)</td>
</tr>
<tr>
<td>Load module converter</td>
<td>Absolute module file (.x30)</td>
<td>Motorola S format file (.mot)</td>
</tr>
<tr>
<td>lmc30</td>
<td></td>
<td>Extended Intel HEX format file (.hex)</td>
</tr>
<tr>
<td>Librarian</td>
<td>Relocatable module file (.r30)</td>
<td>Library file (.lib)</td>
</tr>
<tr>
<td>lb30</td>
<td>Library file (.lib)</td>
<td>Relocatable module file (.r30)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Library list file (.lls)</td>
</tr>
<tr>
<td>Cross referencer</td>
<td>Assemble source file (.as30)</td>
<td>Cross reference file (.xrf)</td>
</tr>
<tr>
<td>xrf30</td>
<td>Assembler list file (.lst)</td>
<td></td>
</tr>
<tr>
<td>Absolute lister</td>
<td>Absolute module file (.x30)</td>
<td>Absolute list file (.als)</td>
</tr>
<tr>
<td>abs30</td>
<td>Assembler list file (.lst)</td>
<td></td>
</tr>
</tbody>
</table>
### 3.2 Method for Writing Source Program

This section explains the basic rules, address control, and directive commands that need to be understood before writing the source programs that can be processed by the AS30 system. For details about the AS30 system itself, refer to AS30 User's Manuals, "Operation Part" and "Programming Part".

#### 3.2.1 Basic Rules

The following explains the basic rules for writing the source programs to be processed by the AS30 system.

**Precautions on Writing Programs**

Pay attention to the following precautions when writing the source programs to be processed by the AS30 system:

- Do not use the AS30 system reserved words for names in the source program.
- Do not use a character string consisting of one of the AS30 system directive commands with the period removed, because such a character string could affect processing by AS30. They can be used in names without causing an error.
- Do not use system labels (the character strings that begin with ..) because they may be used for future extension of the AS30 system. When they are used in the source program created by the user, the assembler does not output an error.

**Character Set**

The characters listed below can be used to write the assembly program to be processed by the AS30 system.

- **Uppercase English alphabets**
  
  A B C D E F G H I J K L M N O P Q R
  S T U V W X Y Z

- **Lowercase English alphabets**
  
  a b c d e f g h i j k l m n o p q r s t u
  v w x y z

- **Numerals**
  
  0 1 2 3 4 5 6 7 8 9

- **Special characters**
  
  " # % & ’ ( ) * + , - / : ; [ ¥ ] ^ _ | ~

- **Blank characters**
  
  (space) (tab)

- **New line characters**
  
  (return) (line feed)
Reserved Words

The following lists the reserved words of the AS30 system. The reserved words are not discriminated between uppercase and lowercase. Therefore, "abs", "ABS", "Abs", "ABs", "AbS", "abS", "aBs", "aBS" — all are the same as the reserved word "ABS".

Mnemonic

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>ADC</td>
</tr>
<tr>
<td>ADC</td>
<td>ADCF</td>
</tr>
<tr>
<td>ADD</td>
<td>ADJNZ</td>
</tr>
<tr>
<td>AND</td>
<td>BAND</td>
</tr>
<tr>
<td>BCLR</td>
<td>BMC</td>
</tr>
<tr>
<td>BMC</td>
<td>BMEQ</td>
</tr>
<tr>
<td>BMEQ</td>
<td>BMGE</td>
</tr>
<tr>
<td>BMGE</td>
<td>BMGEU</td>
</tr>
<tr>
<td>BMGEU</td>
<td>BMGT</td>
</tr>
<tr>
<td>BMGT</td>
<td>BMGTU</td>
</tr>
<tr>
<td>BMLE</td>
<td>BMLEU</td>
</tr>
<tr>
<td>BMLEU</td>
<td>BMLT</td>
</tr>
<tr>
<td>BMLT</td>
<td>BMN</td>
</tr>
<tr>
<td>BMN</td>
<td>BMNC</td>
</tr>
<tr>
<td>BMNC</td>
<td>BMNE</td>
</tr>
<tr>
<td>BMNO</td>
<td>BMNZ</td>
</tr>
<tr>
<td>BMNZ</td>
<td>BMO</td>
</tr>
<tr>
<td>BMO</td>
<td>BMPZ</td>
</tr>
<tr>
<td>BMPZ</td>
<td>BMZ</td>
</tr>
<tr>
<td>BMZ</td>
<td>BNAND</td>
</tr>
<tr>
<td>BNAND</td>
<td>BNOR</td>
</tr>
<tr>
<td>BNOT</td>
<td>BNTST</td>
</tr>
<tr>
<td>BNTST</td>
<td>BNXOR</td>
</tr>
<tr>
<td>BNXOR</td>
<td>BOR</td>
</tr>
<tr>
<td>BOR</td>
<td>BRK</td>
</tr>
<tr>
<td>BRK</td>
<td>BSET</td>
</tr>
<tr>
<td>BSET</td>
<td>BTST</td>
</tr>
<tr>
<td>BTST</td>
<td>BTSTS</td>
</tr>
<tr>
<td>BTSTS</td>
<td>BXOR</td>
</tr>
<tr>
<td>BXOR</td>
<td>CMP</td>
</tr>
<tr>
<td>CMP</td>
<td>DADC</td>
</tr>
<tr>
<td>DADC</td>
<td>DADD</td>
</tr>
<tr>
<td>DADD</td>
<td>DEC</td>
</tr>
<tr>
<td>DIV</td>
<td>DIVU</td>
</tr>
<tr>
<td>DIVU</td>
<td>DIVX</td>
</tr>
<tr>
<td>DIVX</td>
<td>DSBB</td>
</tr>
<tr>
<td>DSBB</td>
<td>DSUB</td>
</tr>
<tr>
<td>DSUB</td>
<td>ENTER</td>
</tr>
<tr>
<td>ENTER</td>
<td>EXITD</td>
</tr>
<tr>
<td>EXTS</td>
<td>FCLR</td>
</tr>
<tr>
<td>FCLR</td>
<td>FSET</td>
</tr>
<tr>
<td>FSET</td>
<td>INC</td>
</tr>
<tr>
<td>INC</td>
<td>INT</td>
</tr>
<tr>
<td>INT</td>
<td>INTO</td>
</tr>
<tr>
<td>INTO</td>
<td>JC</td>
</tr>
<tr>
<td>JEQ</td>
<td>JGE</td>
</tr>
<tr>
<td>JGE</td>
<td>JGEU</td>
</tr>
<tr>
<td>JGEU</td>
<td>JGT</td>
</tr>
<tr>
<td>JGT</td>
<td>JGTU</td>
</tr>
<tr>
<td>JGTU</td>
<td>JLE</td>
</tr>
<tr>
<td>JLE</td>
<td>JLEU</td>
</tr>
<tr>
<td>JLEU</td>
<td>JLT</td>
</tr>
<tr>
<td>JLT</td>
<td>JLTU</td>
</tr>
<tr>
<td>JLTU</td>
<td>JMP</td>
</tr>
<tr>
<td>JMP</td>
<td>JMPI</td>
</tr>
<tr>
<td>JMPI</td>
<td>JMPS</td>
</tr>
<tr>
<td>JMPS</td>
<td>JN</td>
</tr>
<tr>
<td>JN</td>
<td>JNC</td>
</tr>
<tr>
<td>JNC</td>
<td>JNE</td>
</tr>
<tr>
<td>JNE</td>
<td>JNO</td>
</tr>
<tr>
<td>JNO</td>
<td>JNZ</td>
</tr>
<tr>
<td>JNZ</td>
<td>JO</td>
</tr>
<tr>
<td>JO</td>
<td>JPZ</td>
</tr>
<tr>
<td>JPZ</td>
<td>JSR</td>
</tr>
<tr>
<td>JSR</td>
<td>JSRI</td>
</tr>
<tr>
<td>JSRI</td>
<td>JSRS</td>
</tr>
<tr>
<td>JSRS</td>
<td>JZ</td>
</tr>
<tr>
<td>JZ</td>
<td>LDC</td>
</tr>
<tr>
<td>LDC</td>
<td>LDCTX</td>
</tr>
<tr>
<td>LDCTX</td>
<td>LDE</td>
</tr>
<tr>
<td>LDE</td>
<td>LDINTB</td>
</tr>
<tr>
<td>LDINTB</td>
<td>LDIPL</td>
</tr>
<tr>
<td>LDIPL</td>
<td>MOV</td>
</tr>
<tr>
<td>MOV</td>
<td>MOVA</td>
</tr>
<tr>
<td>MOVA</td>
<td>MOVHH</td>
</tr>
<tr>
<td>MOVHH</td>
<td>MOVHL</td>
</tr>
<tr>
<td>MOVHL</td>
<td>MOVLH</td>
</tr>
<tr>
<td>MOVLH</td>
<td>MOVLL</td>
</tr>
<tr>
<td>MOVLL</td>
<td>MUL</td>
</tr>
<tr>
<td>MUL</td>
<td>MULU</td>
</tr>
<tr>
<td>MULU</td>
<td>NEG</td>
</tr>
<tr>
<td>NEG</td>
<td>NOP</td>
</tr>
<tr>
<td>NOP</td>
<td>OR</td>
</tr>
<tr>
<td>OR</td>
<td>POP</td>
</tr>
<tr>
<td>POP</td>
<td>POPOPC</td>
</tr>
<tr>
<td>POPOPC</td>
<td>POPM</td>
</tr>
<tr>
<td>POPM</td>
<td>PUSH</td>
</tr>
<tr>
<td>PUSH</td>
<td>PUSHA</td>
</tr>
<tr>
<td>PUSHA</td>
<td>PUSHC</td>
</tr>
<tr>
<td>PUSHC</td>
<td>PUSHM</td>
</tr>
<tr>
<td>PUSHM</td>
<td>REIT</td>
</tr>
<tr>
<td>REIT</td>
<td>RMPA</td>
</tr>
<tr>
<td>RMPA</td>
<td>ROLC</td>
</tr>
<tr>
<td>ROLC</td>
<td>RORC</td>
</tr>
<tr>
<td>RORC</td>
<td>ROT</td>
</tr>
<tr>
<td>ROT</td>
<td>RTS</td>
</tr>
<tr>
<td>RTS</td>
<td>SBB</td>
</tr>
<tr>
<td>SBB</td>
<td>SBJNZ</td>
</tr>
<tr>
<td>SBJNZ</td>
<td>SHA</td>
</tr>
<tr>
<td>SHA</td>
<td>SHL</td>
</tr>
<tr>
<td>SHL</td>
<td>SMOVB</td>
</tr>
<tr>
<td>SMOVB</td>
<td>SMOVF</td>
</tr>
<tr>
<td>SMOVF</td>
<td>SSTR</td>
</tr>
<tr>
<td>SSTR</td>
<td>STC</td>
</tr>
<tr>
<td>STC</td>
<td>STCTX</td>
</tr>
<tr>
<td>STCTX</td>
<td>STE</td>
</tr>
<tr>
<td>STE</td>
<td>STNZ</td>
</tr>
<tr>
<td>STNZ</td>
<td>STZ</td>
</tr>
<tr>
<td>STZ</td>
<td>STX</td>
</tr>
<tr>
<td>STX</td>
<td>SUB</td>
</tr>
<tr>
<td>SUB</td>
<td>TST</td>
</tr>
<tr>
<td>TST</td>
<td>UND</td>
</tr>
<tr>
<td>UND</td>
<td>WAIT</td>
</tr>
<tr>
<td>WAIT</td>
<td>XCHG</td>
</tr>
<tr>
<td>XCHG</td>
<td>XOR</td>
</tr>
</tbody>
</table>

Register/flag

<table>
<thead>
<tr>
<th>Register/flag</th>
<th>Register/flag</th>
<th>Register/flag</th>
<th>Register/flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>A1</td>
<td>A1A0</td>
<td>B</td>
</tr>
<tr>
<td>FLG</td>
<td>I</td>
<td>INTBL</td>
<td>INTBH</td>
</tr>
<tr>
<td>PC</td>
<td>R0</td>
<td>R0H</td>
<td>R0L</td>
</tr>
<tr>
<td>R1</td>
<td>R1H</td>
<td>R1L</td>
<td></td>
</tr>
<tr>
<td>R2</td>
<td>R2R0</td>
<td>R3</td>
<td>R3R1</td>
</tr>
<tr>
<td>U</td>
<td>USP</td>
<td>Z</td>
<td></td>
</tr>
</tbody>
</table>

Other

<table>
<thead>
<tr>
<th>Other</th>
<th>Other</th>
<th>Other</th>
<th>Other</th>
<th>Other</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIZEOF</td>
<td>TOPOF</td>
<td>IF</td>
<td>ELIF</td>
<td>ELSE</td>
<td>ENDIF</td>
</tr>
<tr>
<td>IF</td>
<td>ELIF</td>
<td>ELSE</td>
<td>ENDIF</td>
<td>FOR</td>
<td>NEXT</td>
</tr>
<tr>
<td>ENDW</td>
<td>SWITCH</td>
<td>CASE</td>
<td>DEFAULT</td>
<td>ENDS</td>
<td>REPEAT</td>
</tr>
<tr>
<td>BREAK</td>
<td>CONTINUE</td>
<td>FOREVER</td>
<td></td>
<td>UNTIL</td>
<td></td>
</tr>
</tbody>
</table>

System labels (all names that begin with ".")
Description of Names

Any desired names can be used in the source program as defined. Names can be divided into the following four types. Description range varies with each type. Note that the AS30 system reserved words cannot be used in names.(Note)

- Label
- Symbol
- Bit symbol
- Location symbol

Rules for writing names
(1) Names can be written using alphanumeric characters and "_" (underscore). Each name must be within 255 characters in length.
(2) Names are case-sensitive, so they are discriminated between uppercase and lowercase.
(3) Numerals cannot be used at the beginning of a name.

Note: Program operation cannot be guaranteed if any reserved word is used.
### Types of Names

Table 3.2.1 shows the method for defining names.

**Table 3.2.1  Types of Names Defined by User**

<table>
<thead>
<tr>
<th>Label</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Function</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>Indicates a specific memory address.</td>
<td>Indicates a constant value.</td>
</tr>
<tr>
<td><strong>Definition method</strong></td>
<td><strong>Definition method</strong></td>
</tr>
<tr>
<td>Always add &quot;:&quot; (colon) at the end of each name.</td>
<td>Use a directive command that defines a numeral.</td>
</tr>
<tr>
<td>There are two methods of definition.</td>
<td>Example:</td>
</tr>
<tr>
<td>1. Allocate an area with a directive command.</td>
<td>value1 .EQU 1</td>
</tr>
<tr>
<td>Example:</td>
<td>value2 .EQU 2</td>
</tr>
<tr>
<td>flag: .BLKB 1</td>
<td></td>
</tr>
<tr>
<td>work: .BLKB 1</td>
<td></td>
</tr>
<tr>
<td>2. Write a name at the beginning of a source line.</td>
<td>Example:</td>
</tr>
<tr>
<td>Example:</td>
<td>MOV.W R0,value2+1</td>
</tr>
<tr>
<td>name1:</td>
<td>value3 .EQU value2+1</td>
</tr>
<tr>
<td>_name:</td>
<td></td>
</tr>
<tr>
<td>sum_name:</td>
<td></td>
</tr>
</tbody>
</table>

**Reference method**
Write the name in the operand of an instruction.

Example:

```assembly |
MP sym_name |
```

**Bit symbol**

<table>
<thead>
<tr>
<th>Function</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Indicates a specific bit address in memory.</td>
<td>Indicates the current line of the source program.</td>
</tr>
<tr>
<td><strong>Definition method</strong></td>
<td><strong>Definition method</strong></td>
</tr>
<tr>
<td>Use a directive command that defines a bit symbol.</td>
<td>Unnecessary.</td>
</tr>
<tr>
<td>Example:</td>
<td></td>
</tr>
<tr>
<td>flag1 .BTEQU 1.flags</td>
<td></td>
</tr>
<tr>
<td>flag2 .BTEQU 2.flags</td>
<td></td>
</tr>
<tr>
<td>flag3 .BTEQU 20, flags</td>
<td></td>
</tr>
</tbody>
</table>

**Reference method**
The bit symbol can be written in the operand of a single-bit manipulating instruction.

Example:

```
BCLR flag1
BCLR flag2
BCLR flag3
```

**Location symbol**

<table>
<thead>
<tr>
<th>Function</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Indicates the current line of the source program.</td>
<td></td>
</tr>
<tr>
<td><strong>Definition method</strong></td>
<td><strong>Definition method</strong></td>
</tr>
<tr>
<td>Unnecessary.</td>
<td></td>
</tr>
</tbody>
</table>

**Reference method**
Simply write a dollar mark ($) in the operand to indicate the address of the line where it is written.

Example:

```assembly |
JMP $+5 |
```
Description of Operands

For mnemonics and directive commands, write an operand to indicate the subject to be operated on by that instruction. Operands are classified into five types by the method of description. Some instructions do not have an operand. For details about use of operands in instructions and types of operands, refer to explanation of the method for writing each instruction.

• **Numeric value**
  
  Numeric values can be written in decimal, hexadecimal, binary, and octal. Table 3.2.2 shows types of operands, description examples, and how to write the operand.

**Table 3.2.2 Description of Operands**

<table>
<thead>
<tr>
<th>Type</th>
<th>Description Example</th>
<th>Method of Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary</td>
<td>10010001B</td>
<td>Write 'B' or 'b' at the end of the operand.</td>
</tr>
<tr>
<td></td>
<td>10010001b</td>
<td></td>
</tr>
<tr>
<td>Octal</td>
<td>60702o</td>
<td>Write 'O' or 'o' at the end of the operand.</td>
</tr>
<tr>
<td></td>
<td>60702O</td>
<td></td>
</tr>
<tr>
<td>Decimal</td>
<td>9423</td>
<td>Do not write anything at the end of the operand.</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>0A5FH</td>
<td>Use numerals 0 to 9 and alphabets 'a' to 't' or 'A' to 'T' to write the operand and add 'H' or 'h' at the end. However, if the operand value begins with an alphabet, add '0' at the beginning.</td>
</tr>
<tr>
<td></td>
<td>5FH</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0a5fh</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5fh</td>
<td></td>
</tr>
<tr>
<td>Floating-point number</td>
<td>3.4E35</td>
<td>Write an exponent including the sign after 'E' or 'e' in the exponent part. For 3.4 x 10^35, write 3.4E35.</td>
</tr>
<tr>
<td></td>
<td>3.4E-35</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-.5e20</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5e20</td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>loop</td>
<td>Write a label or symbol name directly as it is.</td>
</tr>
<tr>
<td>Expression</td>
<td>256/2</td>
<td>Use a numeric value, name, and operator in combination to write an expression.</td>
</tr>
<tr>
<td></td>
<td>label/3</td>
<td></td>
</tr>
<tr>
<td>Character string</td>
<td>&quot;string&quot;</td>
<td>Enclose a character string with single or double quotations when writing it.</td>
</tr>
<tr>
<td></td>
<td>'string'</td>
<td></td>
</tr>
</tbody>
</table>
• Floating-point number
Numeric values within the range shown below that are represented by floating-point numbers can be written in the operand of an instruction. The method for writing floating-point numbers and description examples are shown in Table 3.2.2 in the preceding page. Floating-point numbers can only be used in the operands of the directive commands ".DOUBLE" and ".FLOAT". Table 3.2.3 lists the range of values that can be written in each of these directive commands.

Table 3.2.3 Description Range of Floating-point Numbers

<table>
<thead>
<tr>
<th>Directive Command</th>
<th>Description Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLOAT (32 bits long)</td>
<td>1.17549435 x 10^-38 to 3.40282347 x 10^38</td>
</tr>
<tr>
<td>DOUBLE (64 bits long)</td>
<td>2.2250738585072014 x 10^-308 to 1.7976931348623157 x 10^308</td>
</tr>
</tbody>
</table>

• Name
Label and symbol names can be written in the operand of an instruction. The method for writing names and a description example are shown in Table 3.2.2 in the preceding page.

• Expression
An expression consisting of a combination of a numeric value, name, and operator can be written in the operand of an instruction. A combination of multiple operators can be used in an expression. When writing an expression as a symbol value, make sure that the value of the expression will be fixed when the program is assembled. The value that derives from calculation of an expression is within the range of -2,147,483,648 to 2,147,483,648. Floating-point numbers can be used in an expression. The method for writing expressions and description examples are shown in Table 3.2.2 in the preceding page.

• Character string
A character string can be written in the operand of some directive commands. Use 7-bit ASCII code to write a character string. Enclose a character string with single or double quotations when writing it. The method for writing character strings and description examples are shown in Table 3.2.2 in the preceding page.
Table 3.2.4 lists the operators that can be written in the source programs for AS30.

Table 3.2.4 List of Operators

<table>
<thead>
<tr>
<th>Monadic operators</th>
<th>Conditional operators</th>
<th>Dyadic operators</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>Positive value</td>
<td>+</td>
</tr>
<tr>
<td>−</td>
<td>Negative value</td>
<td>−</td>
</tr>
<tr>
<td>NOT</td>
<td></td>
<td>−</td>
</tr>
<tr>
<td>SIZEOF</td>
<td>Section size (in bytes)</td>
<td></td>
</tr>
<tr>
<td>TOPOF</td>
<td>Start address of section</td>
<td></td>
</tr>
<tr>
<td>&gt;</td>
<td>Left-side value is greater than right-side value</td>
<td></td>
</tr>
<tr>
<td>&lt;</td>
<td>Right-side value is greater than left-side value</td>
<td></td>
</tr>
<tr>
<td>&gt;=</td>
<td>Left-side value is equal to or greater than right-side value</td>
<td>&gt;=</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Right-side value is equal to or greater than left-side value</td>
<td>&lt;=</td>
</tr>
<tr>
<td>==</td>
<td>Left-side value and right-side value are equal</td>
<td>==</td>
</tr>
<tr>
<td>!=</td>
<td>Left-side value and right-side value are not equal</td>
<td>!=</td>
</tr>
</tbody>
</table>

Note 1: For operators "SIZEOF" and "TOPOF," be sure to insert a space or tag between the operator and operand.
Note 2: Conditional operators can only be written in the operands of directive commands ".IF" and ".ELIF".

Calculation Priority

Calculation is performed in order of priorities of operators beginning with the highest priority operator. Table 3.2.5 lists the priorities of operators. If operators in an expression have the same priority, calculation is performed in order of positions from left to right. The priority of calculation can be changed by enclosing the desired term in an expression with ( ).

Table 3.2.5 Calculation Priority

<table>
<thead>
<tr>
<th>Priority Level</th>
<th>Type of Operator</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>High</td>
<td>Calculation priority modifying operator</td>
<td>()</td>
</tr>
<tr>
<td>1</td>
<td>Monadic operator 1</td>
<td>+,−,−,SIZEOF,TOPOF</td>
</tr>
<tr>
<td>2</td>
<td>Dyadic operator 1</td>
<td>*,/,%</td>
</tr>
<tr>
<td>3</td>
<td>Dyadic operator 2</td>
<td>+,−</td>
</tr>
<tr>
<td>4</td>
<td>Dyadic operator 3</td>
<td>&gt;&gt;,&lt;&lt;</td>
</tr>
<tr>
<td>5</td>
<td>Dyadic operator 4</td>
<td>&amp;</td>
</tr>
<tr>
<td>6</td>
<td>Dyadic operator 5</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Conditional operator</td>
<td>&gt;,&lt;=,&gt;=,==,!=</td>
</tr>
</tbody>
</table>
Description of Lines

AS30 processes the source program one line at a time. Lines are separated by the new line character. A section from a character immediately after the new line character to the next new line character is assumed to be one line. The maximum number of characters that can be written in one line is 255. Lines are classified into five types by the content written in the line. Table 3.2.6 shows the method for writing each type of line.

- Directive command line
- Assembly source line
- Label definition line
- Comment line
- Blank line

Table 3.2.6 Types of Lines

<table>
<thead>
<tr>
<th>Directive Command Line</th>
<th>Assembly Source Line</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>Function</td>
</tr>
<tr>
<td>This is the line in which as30 directive command is written.</td>
<td>This is the line in which a mnemonic is written.</td>
</tr>
<tr>
<td>Description method</td>
<td>Description method</td>
</tr>
<tr>
<td>Only one directive command can be written in one line. A comment can be written in the directive command line.</td>
<td>A label name (at beginning) and a comment can be written in the assembly source line.</td>
</tr>
<tr>
<td>Precautions</td>
<td>Precautions</td>
</tr>
<tr>
<td>No directive command can be written along with a mnemonic in the same line.</td>
<td>Only one mnemonic can be written in one line. No mnemonic can be written along with a directive command in the same line.</td>
</tr>
<tr>
<td>Example:</td>
<td>Example:</td>
</tr>
<tr>
<td>.SECTION program,DATA</td>
<td>MOV.W #0,R0</td>
</tr>
<tr>
<td>.ORG 00H</td>
<td>RTS</td>
</tr>
<tr>
<td>sym .EQU 0</td>
<td>main: MOV.W #0,A0</td>
</tr>
<tr>
<td>work: .BLKB 1</td>
<td>RTS</td>
</tr>
<tr>
<td>.ALIGN</td>
<td></td>
</tr>
<tr>
<td>.PAGE &quot;newpage&quot;</td>
<td></td>
</tr>
<tr>
<td>.ALIGN</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Label Definition Line</th>
<th>Comment Line</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>Function</td>
</tr>
<tr>
<td>This is the line in which only a label name is written.</td>
<td>This is the line in which only a comment is written.</td>
</tr>
<tr>
<td>Description method</td>
<td>Description method</td>
</tr>
<tr>
<td>Always be sure to write a colon (:) immediately following the label name.</td>
<td>Always be sure to write a semicolon (;) before the comment.</td>
</tr>
<tr>
<td>Example:</td>
<td>Example:</td>
</tr>
<tr>
<td>start:</td>
<td>; Comment line</td>
</tr>
<tr>
<td>label: .BLKB 1</td>
<td>MOV.W #0,A0</td>
</tr>
<tr>
<td>main: nop</td>
<td></td>
</tr>
<tr>
<td>loop:</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Blank Line</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>Function</td>
</tr>
<tr>
<td>This is the line in which no meaningful character is written.</td>
<td>This is the line in which no meaningful character is written.</td>
</tr>
<tr>
<td>Description method</td>
<td>Description method</td>
</tr>
<tr>
<td>Write only a space, tab, or new line code in this line.</td>
<td>Write only a space, tab, or new line code in this line.</td>
</tr>
</tbody>
</table>
3.2.2 Address Control

The following explains the AS30 system address control method. The AS30 system does not take the RAM and ROM sizes into account as it controls memory addresses. Therefore, consider the actual address range in your application when writing the source programs and linking them.

**Method of Address Control**

The AS30 system manages memory addresses in units of sections. The division of each section is defined as follows. Sections cannot be nested as they are defined.

**Division of section**
(a) An interval from the line in which directive command ".SECTION" is written to the line in which the next directive command ".SECTION" is written
(b) An interval from the line in which directive command ".SECTION" is written to the line in which directive command ".END" is written

![Diagram showing range of sections in AS30 system](image)

Figure 3.2.1 Range of sections in AS30 system
Types of Sections

A type can be set for sections in which units memory addresses are managed. The instructions that can be written in a section vary with each type of section.

Table 3.2.7 Types of Sections

<table>
<thead>
<tr>
<th>Type</th>
<th>Content and Description Example</th>
</tr>
</thead>
</table>
| CODE (program area) | • This is an area where the program is written.  
• All instructions except some directive commands that allocate memory can be written in this area.  
• CODE-type sections must be specified in the absolute module that they be located in the ROM area.  
  Example: .SECTION program, CODE |
| DATA (data area)  | • This is an area where memory whose contents can be changed is located.  
• Directive commands that allocate memory can be written in this area.  
• DATA-type sections must be specified in the absolute module that they be located in the RAM area.  
  Example: .SECTION mem, DATA |
| ROMDTA (fixed data area) | • This is an area where fixed data other than the program is written.  
• ROMDTA-type sections must be specified in the absolute module that they be located in the ROM area.  
  Example: .SECTION const, ROMDATA |
Section Attribute

A section in which units memory addresses are controlled is assigned its attribute when assembling the program.

Table 3.2.8 Section Attributes

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Content and Description Example</th>
</tr>
</thead>
</table>
| Relative  | • Addresses in the section become relocatable values when the program is assembled.  
|           | • The values of labels defined in the relative attribute section are relocatable. | |
| Absolute  | • Addresses in the section become absolute values when the program is assembled.  
|           | • The values of labels defined in the absolute attribute section are absolute.  
|           | • To make a section assume the absolute attribute, specify the address with directive command "ORG" in the line next to one where directive command "SECTION" is written. | |
|           | Example: .SECTION program,DATA  
|           | .ORG 1000H | |

Section Alignment

Relative attribute sections can be adjusted so that the start address of each of these sections determined when linking programs is always an even address. If such adjustment is required, specify "ALIGN" in the operand of directive command "SECTION" or write directive command "ALIGN" in the line next to one where directive command "SECTION" is written.

Example:

```
.SECTION program,CODE,ALIGN  
.or
.SECTION program,CODE  
.ALIGN
```
Address Control by AS30 System

The following shows how an assembly source program written in multiple files is converted into a single execution format file.

**Address control by as30**
(a) For sections that will be assigned the absolute attribute, the assembler determines absolute addresses sequentially beginning with a specified address.
(b) For sections that will be assigned the relative attribute, the assembler determines addresses sequentially for each section beginning with 0. The start address of all relative attribute sections are 0.

**Address control by ln30**
(a) Sections of the same name in all files are arranged in order of specified files.
(b) Absolute addresses are determined for the arranged sections sequentially beginning with the first section.
(c) The start addresses of sections are determined sequentially for each section beginning with 0 unless otherwise specified.
(d) Different sections are located at contiguous addresses unless otherwise specified.

![Figure 3.2.2 Example of address control](image)
Reading Include File into Source Program

The AS30 system allows the user to read an include file into any desired line of the source program. This helps to increase the program readability.

**Reading include file into source program**

Write the file name to be read into the source program in the operand of directive command "`.INCLUDE`". All contents of the include file are read into the source program at the position of this line.

Example:

```
`.INCLUDE initial.inc
```

**Source file (sample.a30)**

```
.SECION memory,DATA
work: .BLKB 10
flags: .BLKW 1
.SECION .init
.INCLUDE initial.inc
.SECION program,CODE
main: ;
.END
```

**Include file (initial.inc)**

```
loop:
  MOV.W #10,A0
  MOV.B #0,work[A0]
  INC.W A0
  JNZ loop
  MOV.W #0,flags
```

After program is assembled

```
000000 work: .BLKB 10
00000A flags: .BLKW 1
000000 .SECTION .init
000000 .INCLUDE initial
000000 loop: MOV.W #10,A0
000002 MOV.B #0,work[A0]
000006 INC.W A0
000007 JNZ loop
000009 MOV.W #0,flags
000000 main: .SECTION program,CODE
000000 ;
000002 .END
```

Addresses output by as30

**Figure 3.2.3 Reading include file into source program**
Global and Local Address Control

The following explains how the values of labels, symbols, and bit symbols are controlled by the AS30 system. The AS30 system classifies labels, symbols, and bit symbols between global and local and between relocatable and absolute as it handles them. These classifications are defined below.

- **Global**
  The labels and symbols specified with directive command ".GLB" are handled as global labels and global symbols, respectively. The bit symbols specified with directive command ".BTGLB" are handle as global bit symbols. If a name defined in the source file is specified as global, it is made referencible from an external file. If a name not defined in the source file is specified as global, it is made an external reference label, symbol, or bit symbol that references a name defined in an external file.

- **Local**
  All names are handled as local unless they are specified with directive command ".GLB" or ".BTGLB". Local names can be referenced in only the same file where they are defined. Local names are such that the same label name can be used in other files.

- **Relocatable**
  The values of local labels, symbols, and bit symbols within relative sections are made relocatable. The values of externally referenced global labels, symbols, and bit symbols are made relocatable.

- **Absolute**
  The values of local labels, symbols, and bit symbols defined in an absolute attribute section are made absolute.

The labels, symbols, and bit symbols handled as absolute have their values determined by as30. The values of all other labels, symbols, and bit symbols are determined by ln30 when linking programs. Figure 3.2.4 shows the relationship of various types of labels.
Figure 3.2.4 Relationship of labels
3.2.3 Directive Commands

In addition to the M16C/60 series machine language instructions, the directive commands of the AS30 system can be used in the source program. Following types of directive commands are available. This section explains how to use each type of directive command.

- **Address control command**
  To direct address determination when assembling the program.

- **Assemble control directive command**
  To direct execution of AS30.

- **Link control directive command**
  To define information for controlling address relocation.

- **List control directive command**
  To control the format of list files generated by AS30.

- **Branch optimization control directive command**
  To direct selection of the optimum branch instruction to AS30.

- **Conditional assemble control directive command**
  To choose a block for which code is generated according to preset conditions when assembling the program.

- **Extended function directive command**
  To exercise other control than those described above.

- **Directive command output by M16C family tool software**
  All of this type of directive command and operand are output by the M16C family tool software. These directive commands cannot be written in the source program by the user.
# Address Control

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| .ORG    | Declares an address. | Write this command immediately after directive command ".SECTION". Unless this command is found immediately after the section directive command, the section is not made a relative attribute section. This command cannot be written in relative attribute sections.
  - .ORG 0F0000H
  - .ORG offset
  - .ORG 0F0000H + offset |
| .BLKB   | Allocates a RAM area in units of 1 byte. | Write the number of areas to be allocated in the DATA section. When defining a label name, always be sure to add a colon (:).
  - Example:
    - .BLKB 1
    - .BLKW number
    - .BLKA number+1
    - .BLKL 1 (label):
    - .BLKF number (label):
    - .BLKD number+1 |
| .BLKW   | Allocates a RAM area in units of 2 bytes. |
| .BLKA   | Allocates a RAM area in units of 3 bytes. |
| .BLKL   | Allocates a RAM area in units of 4 bytes. |
| .BLKF   | Allocates a RAM area for floating-point numbers in units of 4 bytes. |
| .BLKD   | Allocates a RAM area in units of 8 bytes. |
| .BYTE   | Stores data in the ROM area in length of 1 byte. | When writing multiple operands, separate them with a comma (,). When defining a label, always be sure to add a colon (:).
  - For .FLOAT and .DOUBLE, write a floating-point number in the operand.
  - Example:
    - .SECTION value,ROMDATA
    - .BYTE 1
    - .BYTE 1,2,3,4,5
    - .WORD "da","ta"
    - .ADDR symbol
    - .LWORD symbol+1
    - .FLOAT 5E2
    - constant .DOUBLE 5e2 |
| .WORD   | Stores data in the ROM area in length of 2 bytes. |
| .ADDR   | Stores data in the ROM area in length of 3 bytes. |
| .LWORD  | Stores data in the ROM area in length of 4 bytes. |
| .FLOAT  | Stores a floating-point number in the ROM area in length of 4 bytes. |
| .DOUBLE | Stores a floating-point number in the ROM area in length of 8 bytes. |
| .ALIGN  | Corrects odd addresses to even addresses. | This command can be written in the relative or absolute attribute section where address correction is specified when defining a section.
  - Example:
    - .SECTION program,CODE
    - .ORG 0F000H
    - MOV.W #0,R0
    - .ALIGN
    - .END |
# Assemble Control

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>.EQU</td>
<td>Defines a symbol.</td>
<td>Forward referenced symbol names cannot be written. A symbol or expression can be written in the operand. Symbols and bit symbols can be specified as global. Example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>symbol .EQU 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>symbol1.EQU symbol+symbol</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bit0 .BTEQU 0,0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bit1 .BTEQU 1,symbol1</td>
</tr>
<tr>
<td>.BTEQU</td>
<td>Defines a bit symbol.</td>
<td></td>
</tr>
<tr>
<td>.END</td>
<td>Declares the end of the assemble source.</td>
<td>Write at least one instance of this command in one assembly source file. The as30 assembler does not check for errors in the lines that follow this directive command. Example:</td>
</tr>
<tr>
<td>.SB</td>
<td>Assumes an SB register value.</td>
<td>Always be sure to set each register before choosing the desired addressing mode. Since register values are not set in the actual register, write an instruction to set the register value immediately before or after this directive command. Example:</td>
</tr>
<tr>
<td>.SB</td>
<td>Assumes an FB register value.</td>
<td></td>
</tr>
<tr>
<td>.SBSYM</td>
<td>Chooses SB relative addressing.</td>
<td></td>
</tr>
<tr>
<td>.SBBIT</td>
<td>Chooses bit instruction SB relative addressing.</td>
<td></td>
</tr>
<tr>
<td>.FB</td>
<td>Chooses FB relative addressing.</td>
<td></td>
</tr>
<tr>
<td>.FBSYM</td>
<td>Chooses FB relative addressing.</td>
<td></td>
</tr>
<tr>
<td>.INCLUDE</td>
<td>Reads a file into a specified position.</td>
<td>Always be sure to write the extension for the file name in the operand. Directive command &quot;..FILE&quot; or a character string including &quot;@&quot; can be written in the operand. Example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.INCLUDE initial.a30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.INCLUDE <a href="mailto:..FILE@.inc">..FILE@.inc</a></td>
</tr>
</tbody>
</table>
## Link Control

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description</th>
<th>Example</th>
</tr>
</thead>
</table>
| .SECTION | Defines a section name. | When specifying section type and ALIGN simultaneously, separate them with a comma. The section type that can be written here is CODE, ROMDATA, or DATA. If section type is omitted, CODE is assumed. | Example: `.SECTION program,CODE
NOP
.SECTION ram,DATA
.BLKB 10
.SECTION dname,ROMDATA
.BYTE "abcd"
.END` |
| .GLB | Specifies a global label. | When writing multiple symbol names in operand, separate them with a comma (,). | Example: `.GLB name1,name2,mane3
.BTGLB flag4
.SECTION program
MOV.W #0,name1
BCLR flag4` |
| .BTGLB | Specifies a global bit symbol. |  |  |
| .VER | Outputs a specified character string to a map file as version information. | Write operands within one line. This command can be written only once in one assembly source file. | Example: `.VER 'strings'
.VER "strings"` |
### List Control

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>.LIST</td>
<td>Controls line data output to a list file.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Write 'OFF' in the operand to stop line output or 'ON' to start line output. If this specification is omitted, all lines are output to the list file. Example:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.LIST OFF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MOV.B #0,R0L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MOV.B #0,R0L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MOV.B #0,R0L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.LIST ON</td>
<td></td>
</tr>
<tr>
<td>.PAGE</td>
<td>Breaks page at a specified position in a list file.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Enclose the operand with single ('') or double (&quot;&quot;) quotations when writing it. The operand can be omitted. Example:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.PAGE &quot;strings&quot;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.PAGE 'strings'</td>
<td></td>
</tr>
<tr>
<td>.FORM</td>
<td>Specifies a number of columns and number of lines in one page of a list file.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This command can be written a number of times in one assembly source file. Symbols can be used to specify the number of columns or lines. Forward referenced symbols cannot be used, however. If this specification is omitted, the list file is output with 140 columns and 66 lines per page. Example:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.FORM 20,80</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.FORM 60</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.FORM ,100</td>
<td></td>
</tr>
<tr>
<td></td>
<td>.FORM line,culmn</td>
<td></td>
</tr>
</tbody>
</table>

### Branch Instruction Optimization Control

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>.OPTJ</td>
<td>Controls optimization of branch instruction and subroutine call.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Various items can be written in the operand here, such as those for optimum control of a branch instruction and selection of an unconditional branch instruction or subroutine call instruction to be excluded from optimization. These items can be specified in any order and can be omitted. If omitted, the initial value or previously specified content is assumed for the jump distance. Example: Following combinations of operands can be written.</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMPW</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMPW,JSRW</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMPA</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMPA,JSRW</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMPA,JSRA</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMRW</td>
<td></td>
</tr>
<tr>
<td>.OPTJ</td>
<td>ON,JMRA</td>
<td></td>
</tr>
</tbody>
</table>
**Extended Function Directive Commands**

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| .ASSERT | Outputs a specified character string to a file or standard error output device. | When outputting a character string enclosed with double quotations to a file, specify the file name following ">" or ">>". The bracket ">" creates a new file, so a message is output to it. If a file of the same name exists, a message is overwritten in it. The bracket ">>" outputs a message along with the contents of the file. If the specified file does not exist, it creates a new file. Directive command "..FILE" can be written in the file name. Example:  
  .ASSERT "string" > sample.dat  
  .ASSERT "string" >> sample.dat  
  .ASSERT "string" > ..FILE |
| ?       | Specifies and references a temporary label. | Write "?:" in the line to be defined as a temporary label. To reference a temporary label that is defined immediately before, write "?:" in the instruction operand. To reference a temporary label that is defined immediately after, write "?+" in the instruction operand. Example:  
  ?:  
  JMP ?+  
  JMP ?-  
  ?:  
  JMP ?- |
| ..FILE  | Indicates source file name information. | This command can be written in the operand of directive command ",.ASSERT" or ",.INCLUDE". If command option ",-F" is specified, ",.FILE" is fixed to the source file name that is specified in the command line. If the option is omitted, the indicated source file name is the file name where ",.FILE" is written. Example:  
  .ASSERT "sample" > ..FILE  
  .INCLUDE ..FILE@.inc  
  .ASSERT "sample" > ..FILE@.mes |
| @       | Concatenates character strings before and after @. | This command can be written a number of times in one line. If the concatenated character strings are going to be used as a name, do not enter a space or tab before and after this command. Example:  
  .ASSERT "sample" > ..FILE@.dat |

Following macro definition is also possible:  
```assembly  
move_nibble .MACRO p1,src,p2,dest  
MOV@p1@p2 src,dest  
.ENDM  
```
### Conditional Assemble Directive Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| .IF     | Indicates the beginning of conditional assemble. | Always be sure to write a conditional expression in the operand. Example:  
```
    .IF       TYPE==0
    .BYTE    " Proto Type Mode"
    .ELIF     TYPE>0
    .BYTE    " Mass Production Mode"
    .ELSE
    .BYTE    " Debug Mode"
    .ENDIF
```
  
  Rules for writing conditional expression:  
The assembler does not check whether the operation has resulted in an overflow or underflow. Symbols cannot be forward referenced (i.e., symbols defined after this directive command are not referenced). If a forward referenced or undefined symbol is written, the assembler assumes value 0 for the symbol as it evaluates the expression. Typical description of conditional expression:  
```
sym < 1
sym < 1
sym+2 < data1
sym+2 < data1+2
'smp1' ==name
```

| .ELIF   | Indicates condition for conditional assemble. | Always be sure to write a conditional expression in the operand. This directive command can be written a number of times in one conditional assemble block. Example:  
Same as described above |

| .ELSE   | Indicates the beginning of a block to be assembled when condition is false. | This directive command can be written more than once in the conditional assemble block. This command does not have an operand. Example:  
Same as described above |

| .ENDIF  | Indicates the end of conditional assemble. | This directive command must be written at least once in the conditional assemble block. This command does not have an operand. Example:  
Same as described above |
## Directive Commands Output by M16C Family Tools

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| Name beginning with "._" | Output by M16C family tool software.               | This command cannot be written in the source program by the user. Program operation cannot be guaranteed unless this rule is observed. Example:  
._FILE
3.2.4 Macro Functions

This section explains the macro functions that can be used in AS30. The following shows the macro functions available with AS30:

- **Macro function**
  A macro function can be used by defining it with macro directive commands "MACRO" to "ENDM" and calling the defined macro.

- **Repeat macro function**
  A repeat macro function can be used by writing macro directive commands "MREPEAT" to "ENDM".

Figure 3.2.5 shows the relationship between macro definition and macro call.

```
Example of source program

mac .MACRO p1,p2,p3
    ..MACPARA == 3
    .IF 'p1' == 'byte'
        MOV.B #p2,p3
    .ELSE
        MOV.W #p2,p3
    .ENDIF
    .ELIF ..MACPARA == 2
    .IF 'p1' == 'byte'
        MOV.B p2,R0L
    .ELSE
        MOV.W p2,R0
    .ENDIF
    .ELSE
        MOV.W R0,R1
    .ENDIF
    .ENDM

.SECTION program

main:

.mac word,10,r0

.END
```

```
After expansion

.SECTION program

main:

    .IF 3 == 3
    .ELSE
        MOV.W #10,R0
    .ENDIF
    .ENDIF

.END
```

Figure 3.2.5 Example of macro definition and macro call
Macro Definition

To define a macro, use macro directive command "MACRO" and define a set of instructions consisting of more than one line in one macro name. Use "ENDM" to indicate the end of definition. The lines enclosed between "MACRO" and "ENDM" are called the macro body.

All instructions that can be written in the source program but a bit symbol can be used in the macro body. Macros can be nested in up to 65,535 levels including macro definitions and macro calls. Macro names and macro arguments are case-sensitive, so they are discriminated between uppercase and lowercase letters.

Macro Local

Macro local labels declared with directive command "LOCAL" can be used in only the macro definition. Labels declared to be macro local are such that the same label can be written anywhere outside the macro. Figure 3.2.6 shows a description example. In this example, m1 is the macro local label.

```
.name .MACRO source,dest,top
   .LOCAL m1
m1:
   nop
   jmp m1
   .ENDM
```

Figure 3.2.6 Example of macro definition and macro call

Macro Call

The contents of the macro body defined as a macro can be called into a line by writing the macro name defined with directive command "MACRO" in that line. Macro names cannot be referenced externally. When calling the same macro from multiple files, define a macro in an include file and include that file to call the macro.
Repeat Macro Function

The macro body enclosed with macro directive commands ".MREPEAT" and ".ENDM" is expanded into a specified line repeatedly as many times as specified. Macro call of a repeat macro is not available.

Figure 3.2.7 shows the relationship between macro definition and macro call of a repeat macro.

Example of source program

```
rep .MACRO num
  .MREPEAT num
  .IF num > 49
    .EXITM
  .ENDIF
  nop
  .ENDR

.main:
  .SECTION program
  rep
  .END
```

Macro definition part

```
rep .MACRO num
  .MREPEAT num
  .IF num > 49
    .EXITM
  .ENDIF
  nop
  .ENDR
```

Macro call

```
.main:
  .SECTION program
  rep
  .END
```

After expansion

```
.main:
  .SECTION program
  nop
  nop
  nop
  .END
```

Macro expansion part

Figure 3.2.7 Example of macro definition and macro call
Macro Directive Commands

There are following types of macro commands available with AS30:

- **Macro directive commands**
  These commands indicate the beginning, end, or suspension of a macro body and declare a local label in the macro.

- **Macro symbols**
  These symbols are written as terms of an expression in macro description.

- **Character string functions**
  These functions show information on a character string.

Macro Directive Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>.MACRO</td>
<td>Defines a macro name and indicates the beginning of macro definition.</td>
<td>Always be sure to write a conditional expression in the operand. Up to 80 dummy arguments can be written. Do not enclose a dummy argument with double quotations. &lt;Description format&gt; Macro definition (macro name) .MACRO [(dummy argument) [(dummy argument)...]] Macro call (macro name) [(actual argument) [(actual argument)...]] &lt;Description example&gt; Refer to Figure 3.2.5.</td>
</tr>
<tr>
<td>.ENDM</td>
<td>Indicates the end of macro definition.</td>
<td>Write this command in relation to &quot;.MACRO&quot;. &lt;Description example&gt; Refer to Figure 3.2.5.</td>
</tr>
<tr>
<td>.LOCAL</td>
<td>Declares that the label shown in the operand is a macro local label.</td>
<td>Write this command within the macro body. Multiple labels can be written by separating operands with a comma. The maximum number of labels that can be written in this way is 100. &lt;Description example&gt; Refer to Figure 3.2.6.</td>
</tr>
<tr>
<td>.EXITM</td>
<td>Forcibly terminates expansion of a macro body.</td>
<td>Write this command within the body of macro definition. &lt;Description example&gt; Refer to Figure 3.2.7.</td>
</tr>
<tr>
<td>.MREPEAT</td>
<td>Indicates the beginning of repeat macro definition.</td>
<td>The maximum number of repetitions is 65,535. &lt;Description example&gt; Refer to Figure 3.2.7.</td>
</tr>
<tr>
<td>.ENDR</td>
<td>Indicates the end of repeat macro definition.</td>
<td>Write this command in relation to &quot;.MREPEAT&quot;. &lt;Description example&gt; Refer to Figure 3.2.5.</td>
</tr>
</tbody>
</table>
## Macro Symbol

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| ..MACPARA  | Indicates the number of actual arguments given when calling a macro.      | This symbol can be written in the body of macro definition as a term of an expression. If written outside the macro body, value 0 is assumed.  
<Description example>  
Refer to Figure 3.2.5. |
| ..MACREP   | Indicates the number of times a repeat macro is expanded.                 | This symbol can be written in the body of macro definition as a term of an expression. It can also be written as an operand of conditional assemble. The value increments from 1 to 2, 3, and so on each time the macro is repeated. If written outside the macro body, value 0 is assumed.  
<Description example>  
Refer to Figure 3.2.5. |
## Character String Function

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
<th>Usage and Description Example</th>
</tr>
</thead>
</table>
| **.LEN** | Indicates the length of a character string written in operand. | Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. This function can be written as a term of an expression.  
<Description format>  
`.LEN  "(string)"`  
`.LEN  '{(string)}`  
<Description example>  
Refer to Figure 3.2.8. |
| **.INSTR** | Indicates the start position of a search character string in character strings specified in operand. | Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. If the search start position = 1, it means the beginning of a character string.  
<Description format>  
`.INSTR  "(string)","(search character string)", (search start position)`  
`.INSTR  '{(string)}','{(search character string)}', (search start position)`  
<Description example>  
Refer to Figure 3.2.9. |
| **.SUBSTR** | Extracts a specified number of characters from the character string position specified in operand. | Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. If the extraction start position = 1, it means the beginning of a character string.  
<Description format>  
`.SUBSTR  "(string)",(start position),(number of characters)`  
`.SUBSTR  '{(string)},(start position),(number of characters)}`  
<Description example>  
Refer to Figure 3.2.10. |
Example of .LEN Statement

In the example of Figure 3.2.8, the length of a specified character string is "13" for "Printout_data" and "6" for "Sample".

Example of macro description

```
bufset .MACRO f1,f2
buffer@f1: .BLKB .LEN{f2}
.ENDM
```

Macro expansion

```
bufset 1,Printout_data
bufset 2,Sample
```

Figure 3.2.8 Example of .LEN statement

Example of .INSTR Statement

In the example of Figure 3.2.9, the position (7) of character string "se" from the beginning x (top) of a specified character string (japanese) is extracted.

Example of macro description

```
top .EQU 1
point_set .MACRO source,dest,top
point .EQU .INSTR{source,dest,top}
point_set .MACRO source,dest,top
point .EQU .INSTR{source,dest,top}
point_set .MACRO source,dest,top
point .EQU .INSTR{source,dest,top}
point_set .MACRO source,dest,top
point .EQU .INSTR{source,dest,top}
```

Macro expansion

```
point_set japanese,se,1
```

Figure 3.2.9 Example of .INSTR statement
Example of .SUBSTR Statement

In the example of Figure 3.2.10, the length of a character string given as the macro's actual argument is given to the operand of ".MREPEAT". Each time the ".BYTE" line is executed, ".MACREP" is incremented from 1 to 2, 3, 4, and so on. Consequently, characters are passed one character at a time from the character string given as the actual macro argument to the operand of ".BYTE" sequentially beginning with the first character.

Example of macro description

<table>
<thead>
<tr>
<th>name</th>
<th>.MACRO</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>.MACRO data</td>
<td></td>
</tr>
<tr>
<td>.MREPEAT</td>
<td>.LEN('data')</td>
<td></td>
</tr>
<tr>
<td>.BYTE</td>
<td>.SUBSTR('data',..MACREP,1)</td>
<td></td>
</tr>
<tr>
<td>.ENDR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>.ENDM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

name ABCD

Macro expansion

- .BYTE "A"
- .BYTE "B"
- .BYTE "C"
- .BYTE "D"

Figure 3.2.10 Example of .SUBSTR statement
3.2.5 Structured Description Function

In AS30 programming, it is possible to write structured statements using structured instructions. This is called “structured description” in this manual. Note that only the structured description function outline is described here. For more information about AS30, refer to the AS30 User's Manual, “Programming Part”.

The following explains AS30 structured description function.

- The assembler generates branch instructions in the assembly language that correspond to structured description instructions.
- The assembler generates jump labels for the generated branch instructions.
- The assembler outputs the assembly language generated from structured description instructions to an assembler list file (when a command option is specified).
- Structured description instructions allow the user to choose a control block to be branched to by a structured description statement and its conditional expression. A control block refers to a program section from one structured description statement not including substitution statements to the next structured description statement.

Types of Structured Description Statements

In AS30, following 9 types of statements can be written:

Substitution statement
The right side is substituted for the left side.

IF ELIF ELSE ENDIF statement (hereafter called the IF statement)
This statement is an instruction to change the flow of control in one of two directions. The direction in which control branches off is determined by a conditional expression.

FOR NEXT statement (hereafter called the FOR-NEXT statement)
This statement is an instruction to control repetition. The statement is executed repeatedly as long as a specified condition is true.

FOR TO STEP NEXT statement (hereafter called the FOR-STEP statement)
This statement is an instruction to control a repeat count by specifying the initial, incremental, and final values.

DO WHILE statement (hereafter called the DO statement)
This statement is executed repeatedly as long as a conditional expression is satisfied (true).

SWITCH CASE DEFAULT ENDS statement (hereafter called the SWITCH statement)
This statement causes control to branch to one of CASE blocks depending on the value of a conditional expression.

BREAK statement
This statement halts execution of the relevant FOR, DO, or SWITCH statement and branches to the next statement to be executed.

CONTINUE statement
This statement causes control to branch to a repeat statement of minimum repetition including itself in FOR or DO statement.

FOREVER statement
This statement repeatedly executes a control block by assuming that a conditional expression in the relevant FOR and DO statements is always true.
Chapter 4

Programming Style

4.1 Hardware Definition
4.2 Initial Setting of CPU
4.3 Interrupts
4.4 Dividing Source File
4.5 A Little Tips...
4.6 Sample Programs
4.7 Generating Object File
4.1 Hardware Definition

This section explains how to define an SFR area and create an include file, how to allocate RAM data and ROM data areas, and how to define a section.

4.1.1 Defining SFR Area

It should prove convenient to create the SFR area's definition part in an include file. There are two methods for defining the SFR area as described below.

Definition by .EQU

Figure 4.1.1 shows an example for defining the SFR area by using directive command ".EQU".

```
:-----------------------------------------------
; M30600 SFR Definition File
:-----------------------------------------------
PM0 .EQU 0004H ; Processor mode register 0
PM1 .EQU 0005H ; Processor mode register 1
CM0 .EQU 0006H ; System clock control register 0
CM1 .EQU 0007H ; System clock control register 1
CSR .EQU 0008H ; Chip select control register
AIER .EQU 0009H ; Address match interrupt enable register
PRCR .EQU 000AH ; Protect register
;
WDTS .EQU 000EH ; Watchdog timer start register
WDC .EQU 000FH ; Watchdog timer control register
RMAD0 .EQU 0010H ; Address match instruction register 0
RMAD1 .EQU 0014H ; Address match instruction register 1
;
SAR0 .EQU 0020H ; DMA0 source pointer
DAR0 .EQU 0024H ; DMA0 destination pointer
TCR0 .EQU 0028H ; DMA0 transfer counter
DM0CON .EQU 002CH ; DMA0 control register
SAR1 .EQU 0030H ; DMA1 source pointer
DAR1 .EQU 0034H ; DMA1 destination pointer
TCR1 .EQU 0038H ; DMA1 transfer counter
DM1CON .EQU 003CH ; DMA1 control register
;
```

Figure 4.1.1 Example of SFR area definition by ".EQU"
Definition by .BLKB

Figure 4.1.2 shows an example for defining the SFR area by using directive command ".BLKB".

;---------------------------------------------------------------
; M30600 SFR Definition File
;---------------------------------------------------------------
.SECTION SFR,DATA
.ORG 00004H

PM0: .BLKB 1 ; Processor mode register 0
PM1: .BLKB 1 ; Processor mode register 1
CM0: .BLKB 1 ; System clock control register 0
CM1: .BLKB 1 ; System clock control register 1
CSR: .BLKB 1 ; Chip select control register
AIER: .BLKB 1 ; Address match interrupt enable register
PRCR: .BLKB 1 ; Protect register

; .ORG 0000EH
WDTS: .BLKB 1 ; Watchdog timer start register
WDC: .BLKB 1 ; Watchdog timer control register
RMAD0: .BLKA 1 ; Address match instruction register 0
          .BLKB 1
RMAD1: .BLKA 1 ; Address match instruction register 1
          
; .ORG 00020H
SAR0: .BLKA 1 ; DMA0 source pointer
          .BLKB 1
DAR0: .BLKA 1 ; DMA0 destination pointer
          .BLKB 1
TCR0: .BLKW 1 ; DMA0 transfer counter
          .BLKB 2
DM0CON: .BLKB 1 ; DMA0 control register
          .BLKB 3
SAR1: .BLKA 1 ; DMA1 source pointer
          .BLKB 1
DAR1: .BLKA 1 ; DMA1 destination pointer
          .BLKB 1
TCR1: .BLKW 1 ; DMA1 transfer counter
          .BLKB 2
DM1CON: .BLKB 1 ; DMA1 control register

Figure 4.1.2 Example of SFR area definition by ".BLKB"
Creating Include File

When creating the source program in separate files, create an include file for SFR definition and other parts that are used by multiple files. Normally add an extension ".INC" for the include file.

Precautions on creating include file

1. When using ".EQU" in include file
   Directive command ".EQU" defines values for symbols. It can also be used to define addresses as in SFR definition. However, since this is not a command to allocate memory areas, make sure that the addresses defined with it will not overlap. The include file created using ".EQU" can be used in multiple files by reading it in.

2. When using ".ORG" in include file
   If an include file created using ".ORG" is read into multiple files, a link error will result. This is because the include file contains the absolute addresses specified by ".ORG". Consequently, the defined addresses overlap with each other.

3. When using ".BLKB", ".BLKW", and ".BLKA" in include file
   Directive commands ".BLKB", ".BLKW", and ".BLKA" are used to allocate memory areas. If an include file created using these directive commands is read into multiple files, areas will be allocated separately in each file. Although no error may occur when using symbols in the include file locally, care must be taken when using them globally because it could result in duplicate definitions.
   If use of a common area in multiple files is desired, define the area-allocated part in a shared definition file and link it as one of the source files. Then define the symbol's global specification part in an include file.

Reading Include File into Source File

Use directive command ".INCLUDE" to read an include file into the source file. Specify the file name to be read in with a full name.

Example:

When reading an include file "M30600.INC" that contains a definition of the SFR area

.INCLUDE M30600.INC
4.1.2 Allocating RAM Data Area

Use the following directive commands to allocate a RAM area:

- `.BLKB` .... Allocates a 1-byte area (integer)
- `.BLKW` .... Allocates a 2-byte area (integer)
- `.BLKA` .... Allocates a 3-byte area (integer)
- `.BLKL` .... Allocates a 4-byte area (integer)
- `.BLKF` .... Allocates a 4-byte area (floating-point)
- `.BLKD` .... Allocates a 8-byte area (floating-point)

Example for Setting Up Work Area

Figure 4.1.3 shows an example for setting up a work area.

```
| char: | .BLKB 1 |
| short: | .BLKW 1 |
| addr: | .BLKA 1 |
| long: | .BLKL 1 |
```

Figure 4.1.3  Example for setting up a work area
4.1.3 Allocating ROM Data Area

Use the directive commands listed below to set fixed data in ROM. For a description example, refer to Section 4.1.5, “Sample Program List 1 (Initial Setting 1)”.

- .BYTE ........ Sets 1-byte data (integer)
- .WORD ...... Sets 2-byte data (integer)
- .ADDR ....... Sets 3-byte data (integer)
- .LWORD .... Sets 4-byte data (integer)
- .FLOAT ...... Sets 4-byte data (floating-point)
- .DOUBLE ... Sets 8-byte data (floating-point)

Retrieving Table Data

Figure 4.1.4 shows an example of a data table. Figure 4.1.5 shows a method for accessing this table by using address register relative addressing.

```
ROM

DATA_TABLE:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>12H</td>
<td>34H</td>
<td>56H</td>
</tr>
</tbody>
</table>

Figure 4.1.4 Example for setting a data table

```

```
MOV.W #1,A0
LDE.B DATA_TABLE[A0],R0L ;Stores the data table’s 2nd byte (34H) in R0L.

```

```
DATA_TABLE:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>.BYTE 12H,34H,56H,78H ;Sets 1-byte data.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4.1.5 Example for retrieving data table

```
4.1.4 Defining a Section

Directive command ".SECTION" declares a section in which a program part from the line where this directive command is written to the next ".SECTION" is allocated.

Description Format of Section Definition

```
.SECTION section name [, (section type), ALIGN]
```

Specification in [ ] can be omitted.

A range of statements from one directive command ".SECTION" to a position before the line where the next ".SECTION" or directive command ".END" is written is defined as a section. Any desired section name can be set. Furthermore, one of section types (DATA, CODE, or ROMDATA) can be set for each section. Note that the instructions which can be written in the section vary with this section type. For details, refer to AS30 User's Manual, "Programming Part." If ".ALIGN" is specified for a section, the linker (In30) locates the beginning of the section at an even address.

Example for Setting Up Sections

Figure 4.1.6 shows an example for setting up each section.

**WORK section**

```
.SECTION WORK,DATA
work: BLKB 1
```

Specifies a section name, a section type, and that the beginning of the section be located at an even address.

**PROGRAM section**

```
.SECTION PROGRAM
NOP
```

Specifies only a section name.

(The assembler assumes section type CODE as it processes this line.)

**CONST section**

```
.SECTION CONST,ROMDATA,ALIGN
.BYTE 12H
.END
```

Specifies a section name, a section type, and that the beginning of the section be located at an even address.
Section Attributes

Each section is assigned an attribute when assembling the program. There are two attributes: relative and absolute.

(1) Relative attribute
- Location of each section can be specified when linking source files. (Relocatable)
- Addresses in the section are made relocatable values when assembling the program.
- The values of labels defined in this type of section become relocatable.

(2) Absolute attribute
- A section is assigned an absolute attribute and handled as such by specifying addresses with ".ORG" immediately after directive command ".SECTION".
- Addresses in the section are made relocatable values when assembling the program.
- The values of labels defined in this type of section become absolute.
4.1.5 Sample Program List 1 (Initial Setting 1)

;*********************** Include******************************************************
.INCLUDE m30600.inc
;*********************** Symbol definition***********************************************

<table>
<thead>
<tr>
<th>Symbol Definition</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAM_Top</td>
<td>00400H</td>
</tr>
<tr>
<td>RAM_End</td>
<td>02BFFH</td>
</tr>
<tr>
<td>ROM_Top</td>
<td>0F0000H</td>
</tr>
<tr>
<td>Fixed_Vect_Top</td>
<td>0FFFDCH</td>
</tr>
<tr>
<td>SB_Base</td>
<td>00380H</td>
</tr>
<tr>
<td>FB_Base</td>
<td>00480H</td>
</tr>
</tbody>
</table>

;*********************** Allocation of work RAM area**************************************

.SECTION WORK,DATA
.ORG RAM_TOP

WORKRAM_TOP:
char: .BLKB 1 ; Allocates a 1-byte area.
short: .BLKW 1 ; Allocates a 2-byte area.
addr: .BLKA 1 ; Allocates a 3-byte area.
long: .BLKL 1 ; Allocates a 4-byte area.

WORKRAM_END:

;*********************** Definition of bit symbol******************************************

<table>
<thead>
<tr>
<th>Bit Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>char_b0</td>
<td>Bit 0 of char</td>
</tr>
<tr>
<td>short_b1</td>
<td>Bit 1 of short</td>
</tr>
<tr>
<td>addr_b2</td>
<td>Bit 2 of addr</td>
</tr>
<tr>
<td>long_b3</td>
<td>Bit 3 of long</td>
</tr>
</tbody>
</table>

;**********************Program area **********************************************

4.1.5 Sample Program List 1 (Initial Setting 1)

Reads include file
into source file.

Add ":" (colon) at
the end of a label
name.

Matched to hardware
RAM area.

Declaration to the
assembler

Values declared
to the assembler
are matched.

Declares start address.

Declares SB register value to the assembler.

Declares FB register value to the assembler.

Sets initial value in stack pointer.

Sets initial value in SB register.

Sets initial value in FB register.
;================Main program===================================== MAIN:
  MOV.B #03H,PRCR ; Removes protect.
  MOV.W #0007H,PM0 ; Sets processor mode registers 0 and 1.
  MOV.W #2008H,CM0 ; Sets system clock control registers 0 and 1.
  MOV.B #0,PRCR ; Protects all registers.
  
  ; LDC #0,FLG ; Sets initial value in flag register.
  
  MOV.W #0FF0H,PUR1 ; Connects internal pull-up resistors.
  
  MOV.W #0,R0 ; Clears RAM to 0.
  MOV.W #((RAM_END + 1) - RAM_TOP)/2,R3
  MOV.W #$RAM_TOP,A1
  SSTR.W

;=============== Dummy interrupt program===============================
dummy:
  REIT

;=================Fixed data area===================================

; .SECTION CONSTANT_ROMDATA ; Declares section name and section type.
;   .ORG XXXXXH ; Declares start address.
  
  ; Must be matched to ROM area
  ; in hardware.

  DATA_TABLE:
   .BYTE 12H,34H,56H,78H ; Sets 1-byte data.
   .WORD 1234H,5678H ; Sets 2-byte data.
   .ADDR 123456H,789ABCH ; Sets 3-byte data.
   .LWORD 12345678H,9ABCDEF0H ; Sets 4-byte data.

  DATA_TABLE_END:
Figure 4.1.7  Description example 1 for initial setting

Set jump addresses sequentially beginning with the least significant address of the fixed vector.

;******************** Setting of fixed vector****************************************************

; .SECTION  F_VECT,ROMDATA
.ORG  FIXED_VECT_TOP

.LWORD dummy ; Undefined instruction interrupt vector
.LWORD dummy ; Overflow (INTO instruction) interrupt vector
.LWORD dummy ; BRK instruction interrupt vector
.LWORD dummy ; Address match interrupt vector
.LWORD dummy ; Single-step interrupt vector (normally inhibited from use)
.LWORD dummy ; Watchdog timer interrupt vector
.LWORD dummy ; DBC interrupt vector (normally inhibited from use)
.LWORD dummy ; NMI interrupt vector

.LWORD START ; Sets reset vector.

; .END

Set the program start address for the reset vector. Immediately after power-on or after a reset is deactivated, the program starts from the address written in this vector.

Set jump addresses for unused interrupts in dummy processing (REIT instruction only) to prevent the program from running out of control when an unused interrupt is requested.
4.2 Initial Setting the CPU

Each register as well as RAM and other resources must be initial set immediately after power-on or after a reset. If the CPU internal registers remain unset or there is unintended data left in memory before program execution, all this could cause the program to run out of control. Therefore, the internal resources must be initial set at the beginning of the program. This initial setting includes the following:

- Declaration to the assembler
- Initialization of the CPU internal registers, flags, and RAM area
- Initialization of work area
- Initialization of built-in peripheral functions such as port, timer, and interrupt

4.2.1 Setting CPU Internal Registers

After a reset is canceled, normally it is necessary to set up the registers related to the processor modes and system clock. For a setup example, refer to Section 4.2.7, “Sample Program List 2 (Initial Setting 2)”.

4.2.2 Setting Stack Pointer

When using a subroutine or interrupt, the return address, etc. are saved to the stack. Therefore, the stack pointer must be set before calling the subroutine or enabling the interrupt. For a setup example, refer to Section 4.2.7, “Sample Program List 2 (Initial Setting 2)”.

4.2.3 Setting Base Registers (SB, FB)

The M16C/60, M16C/20 series has an addressing mode called “base register relative addressing” to allow for efficient data access. Since a relative address from an address that serves as the base is used for access in this mode, it is necessary to set the base address before this addressing mode can be used. For a setup example, refer to Section 4.2.7, “Sample Program List 2 (Initial Setting 2)”.

4.2.4 Setting Interrupt Table Register (INTB)

The interrupt vector table in the M16C/60, M16C/20 series is variable. Therefore, the start address of vectors must be set before using an interrupt. For a setup example, refer to Section 4.2.7, “Sample Program List 2 (Initial Setting 2)”.
4.2.5 Setting Variable/Fixed Vector

There are two types of vectors in the M16C/60, M16C/20 series: variable vector and fixed vector. For details on how to set these types of vectors when using interrupts, and about measures to prevent the program from going wild when not using interrupts, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)."

4.2.6 Setting Peripheral Functions

The following explains how to initial set the RAM, ports, and timers built in the M16C/60, M16C/20 series. For more information, refer to functional description in the user's manual of your microcomputer.

Initial Setting Work Areas

Normally clear the work areas to 0 by initial setting. If the initial value is not 0, set that initial value in each work area. Figure 4.2.1 shows an example for initial setting a work area.

```
;---------------------
; Initial setting of work RAM ----------------------------
;
;   MOV.B  #0FFH,char
;
;   MOV.W  #0FFFFH,short
;
;   MOV.W  #0FFFFH,addr
;   MOV.B  #0FFH,addr+2
;
;   MOV.W  #0FFFFH,long
;   MOV.W  #0FFFFH,long+2
;
```

Figure 4.2.1 Example for initial setting a work area
Initial Setting Ports

It is when a port direction register is set for output that data is output from a port. To prevent indeterminate data from being output from ports, set the initial value in each output port before setting their direction register for output. Figure 4.2.2 shows an example for initial setting ports.

```assembly
;---------------------  Initial setting of ports-------------------------------------------------------------
;
MOV.W  #0FFFFH,P6 ; Sets initial value in ports P6 and P7.
MOV.W  #0FFFFH,PD6 ; Sets ports P6 and P7 for output.
MOV.B  #04H,PRCR ; Removes protect.
MOV.W  #0000H,PD8 ; Sets ports P8 and P9 for input.
;
Figure 4.2.2  Example for initial setting ports
```

Setting Timers

When using the M16C/60, M16C/20 series built-in peripheral functions such as a timer, initial set the related registers (in SFR area). Figure 4.2.3 shows an example for setting timer A0.

```assembly
;---------------------  Initial setting of timer A0 ----------------------------------------------------------
;
TAOS .BTEQU 0,TABSR

MOV.B  #01000000B,TA0MR ; Setting of timer A0 mode register
; (Mode: timer mode; Divide ratio: 1/8)
MOV.B  #00000111B,TA0IC ; Clears timer A0 interrupt request bit.
; Enables timer A0 interrupt (priority level: 7).
MOV.W  #2500-1,TA0 ; Sets count value in timer A0.
;
BSET TA0S ; Timer A0 starts counting.

Figure 4.2.3  Example for setting timer
```
4.2.7 Sample Program List 2 (Initial Setting 2)

;************************** Include****************************

; .INCLUDE m30600.inc

;************************ Symbol definition************************

RAM_TOP .EQU 00400H ; Start address of RAM
RAM_END .EQU 02BFFH ; End address of RAM
ROM_TOP .EQU 0F0000H ; Start address of ROM
FIXED_VECT_TOP .EQU 0FFFDCH ; Start address of fixed vector
SB_BASE .EQU 00380H ; Base address of SB relative addressing
FB_BASE .EQU 00480H ; Base address of FB relative addressing

; *************** Allocation of work RAM area**********************

; .SECTION WORK,DATA
.ORG RAM_TOP

; WORKRAM_TOP:
WORK_1: .BLKB 1
WORK_2: .BLKB 1
WORKRAM_END:

; **************** Program area*************************************

; ============ Startup ============

; .SECTION PROGRAM,CODE ; Declares section name and section type.
.ORG ROM_TOP ; Declares start address.
.SB SB_BASE ; Declares SB register value to the assembler.
.FB FB_BASE ; Declares FB register value to the assembler.

; START:
LDC #RAM_END+1,ISP ; Sets initial value in stack pointer.
LDC #SB_BASE,SB ; Sets initial value in SB register.
LDC #FB_BASE,FB ; Sets initial value in FB register.

; MOV.B #03H,PRCR ; Removes protect.
MOV.W #0007H,PM0 ; Sets processor mode registers 0 and 1.
MOV.W #2008H,CM0 ; Sets system clock control registers 0 and 1.
MOV.B #0,PRCR ; Protects all registers.

; LDC #0,FLG ; Sets initial value in flag register.
LDINTB #VECT_TOP ; Sets initial value in interrupt table register.
MOV.W #0FFF0H,PUR1 ; Connects internal pull-up resistors.

MOV.W #0,R0 ; Clears WORK_RAM to 0.
MOV.W #(RAM_END - RAM_TOP)/2,R3
MOV.W #WORKRAM_TOP,A1
SSTR.W

;=================Main program ===============================
MAIN:
    JSR INIT ; Sets initial value in work RAM.
    FSET I ; Enables interrupts.
MAIN_10:
    MOV.B WORK_1,R0L
    .
    .
    .
    JMP MAIN_10

;================= INIT routine ================================
INIT:
    MOV.B #0FFH,WORK_1
    MOV.B #0FFH,WORK_2
    MOV.B #00000111B,TA0IC ; Clears interrupt request bit.
    ; Enables timer A0 interrupt (priority level: 7).
    MOV.B #01000000B,TA0MR ; Sets timer A0 mode register.
    MOV.W #2500-1,TA0 ; Sets count value in timer A0.
    BSET 0,TABSR ; Timer A0 starts counting.
INIT_END:
    RTS

;================= TA0 interrupt processing program ================================
INT_TA0:
    PUSHM R0,R1,R2,R3,A0,A1
    .
    .
    .
    Program
    .
    .
    POPM R0,R1,R2,R3,A0,A1
INT_TA0_END:
    REIT

;================= Dummy interrupt program ================================
dummy:
    REIT

;
;********************Setting of variable vector table*******************************
.
..SECTION VECT,ROMDATA
.ORG VECT_TOP+(11*4)
.
..LWORD    dummy ; DMA0 interrupt vector
..LWORD    dummy ; DMA1 interrupt vector
..LWORD    dummy ; Key input interrupt vector
..LWORD    dummy ; A-D interrupt vector
..LWORD    dummy ; Unused
..LWORD    dummy ; Unused
..LWORD    dummy ; UART0 transmit interrupt vector
..LWORD    dummy ; UART0 receive interrupt vector
..LWORD    dummy ; UART1 transmit interrupt vector
..LWORD    dummy ; UART1 receive interrupt vector
..LWORD    INT_TA0 ; Sets jump address in timer A0 interrupt vector.
..LWORD    dummy ; Timer A1 interrupt vector
..LWORD    dummy ; Timer A2 interrupt vector
..LWORD    dummy ; Timer A3 interrupt vector
..LWORD    dummy ; Timer A4 interrupt vector
..LWORD    dummy ; Timer B0 interrupt vector
..LWORD    dummy ; Timer B1 interrupt vector
..LWORD    dummy ; Timer B2 interrupt vector
..LWORD    dummy ; INT0 interrupt vector
..LWORD    dummy ; INT1 interrupt vector
..LWORD    dummy ; INT2 interrupt vector
.
;******************** Setting of fixed vector *******************************
.
..SECTION F_VECT,ROMDATA
.ORG FIXED_VECT_TOP
.
..LWORD    dummy ; Undefined instruction interrupt vector
..LWORD    dummy ; Overflow (INTO instruction) interrupt vector
..LWORD    dummy ; BRK instruction interrupt vector
..LWORD    dummy ; Address match interrupt vector
..LWORD    dummy ; Single-step interrupt vector (normally inhibited from use)
..LWORD    dummy ; Watchdog timer interrupt vector
..LWORD    dummy ; DBC interrupt vector (normally inhibited from use)
..LWORD    dummy ; NMI interrupt vector
..LWORD    START ; Sets reset vector.
.
..END

**Figure 4.2.4** Description example 2 for initial setting
4.3 Setting Interrupts

This section explains the method of processing and description that is required when executing an interrupt handling program and how to execute multiple interrupts. Following processing is required when executing an interrupt handling program:

1. Setting interrupt table register
2. Setting variable/fixed vectors
3. Enabling interrupt enable flag
4. Setting interrupt control register
5. Saving and restoring register in interrupt handler routine

4.3.1 Setting Interrupt Table Register

The start address of variable vectors can be specified by the interrupt table register (INTB). The variable vector area is comprised of 256 bytes, four bytes per vector, beginning with the address specified in the interrupt table register. Each vector is assigned a software interrupt number, ranging from 0 to 63.
4.3.2 Setting Variable/Fixed Vectors

When an interrupt occurs, the program jumps to the address that is preset for each interrupt source. This address is called the "interrupt vector."

To set interrupt vectors, register the start address of each interrupt handler program in the variable/fixed vector table. For an example of how the vectors actually are registered, refer to Section 4.3.6, “Sample Program List 3 (Software Interrupt)".

Variable Vector Table

The variable vector table is a 256-byte interrupt vector table with its start address indicated by a value in the interrupt table register (INTB). This vector table can be located anywhere in the entire memory space. One vector consists of four bytes, with each vector assigned a software interrupt number from 0 to 63.

![Figure 4.3.1 Variable vector table](image)
4.3.3 Enabling Interrupt Enable Flag

Since interrupts are disabled immediately after power-on or after a reset is deactivated, they must be enabled in the program. This can be accomplished by setting the flag register I flag to 1. Interrupts are enabled the moment the I flag is set to 1. If interrupts are enabled at the beginning of the program, the program could run out of control. To prevent this problem, be sure to initial set the CPU internal resources before enabling interrupts.

4.3.4 Setting Interrupt Control Register

Bits 0 to 2 in each interrupt control register can be used to set the interrupt priority level of each interrupt. Level = 0 results in the interrupt being, in effect, disabled. Therefore, set a level that is equal to or greater than 1. Bit 3 of the interrupt control register is the interrupt request flag. Although this flag is cleared to 0 after a reset is deactivated, there is a possibility that the flag remains set (= 1). For safety reason, therefore, clear this flag to 0 before enabling the interrupt enable flag (I flag).

For the bit arrangement of each interrupt control register, priority levels, and other details, refer to the user's manual of your microcomputer.
4.3.5 Saving and Restoring Registers in Interrupt Handler Routine

When an interrupt is accepted, the following resources are automatically saved to the stack. For details on how they are saved and restored to and from the stack, refer to Section 4.5.2, "Stack Area."
- PC (program counter)
- FLG (flag register)

Always be sure to use the REIT instruction to return from the interrupt handler routine. After the interrupt processing is completed, this instruction restores the registers, return address, etc. from the stack, thus allowing the main program to restart processing where it left off.

In addition to the automatically saved registers, there may be some other register which is used in the interrupt handler routine and, therefore, whose previous content needs to be retained. If there is a such a register, save it to the stack in software. For an example of how registers are saved and restored in the interrupt handler routine, refer to Section 4.3.6, “Sample Program List 3 (Software Interrupt)".

Methods for Saving and Restoring Registers

If in addition to the automatically saved registers there is any register which is used in the interrupt handler routine and, therefore, whose previous content needs to be retained, save it to the stack area in software. There are two methods for saving and restoring this register. The following shows the processing procedure for each method.

(1) Using push/pop instructions to save and restore registers

(1a) Saving registers individually

```
PUSH.B  R0L
PUSH.W  R1
```

(1b) Restoring registers individually

```
POP.B  R0L
POP.W  R1
```

(2a) Saving registers collectively

```
PUSHM  R0,R1,R2,R3,A0,A1
```

(2b) Restoring registers collectively

```
POPM  R0,R1,R2,R3,A0,A1
```

(2) Switching over register banks to save and restore registers

This method will be effective when it is necessary to reduce the overhead time of interrupt processing.

(a) Using register bank 1

```
FSET  B
```

(b) Using register bank 0

```
FCLR  B
```
Description of Interrupt Handling Program

Figure 4.3.2 shows an example for writing an interrupt handling program.

***************Saving and restoring registers individually*******************************

**INT_A0:**

- **PUSH.B R0L** ; Saves R0L.
- **PUSH.B R1L** ; Saves R1L.
- **PUSH.W R2** ; Saves R2.

*Interrupt handling*

- **POP.W R2** ; Restores R2.
- **POP.B R1L** ; Restores R1L.
- **POP.B R0L** ; Restores R0L.

**REIT** ; Returns from interrupt.

---

*************** Saving and restoring registers collectively*******************************

**INT_A1:**

- **PUSHM R0,R1,R2,R3** ; Saves registers R0, R1, R2, and R3 collectively.

*Interrupt handling*

- **POPM R0,R1,R2,R3** ; Restores registers R0, R1, R2, and R3 collectively.

**REIT** ; Returns from interrupt.

---

*************** Switching over register banks to save and restore registers ***************

**INT_A2:**

- **FSET B** ; Register bank = 1

*Interrupt handling*

- **FCLR B** ; Register bank = 0

**REIT** ; Returns from interrupt

---

**Figure 4.3.2  Saving and restoring registers in interrupt handling**

\[\text{Note: If both register banks 0 and 1 are used in the main program, the method for saving and restoring registers by register bank switchover cannot be used.}\]
4.3.6 Sample Program List 3 (Software Interrupt)

The INTO instruction (overflow) interrupt is a software interrupt where an interrupt is generated by executing this instruction when the overflow flag is set to 1. Figure 4.3.3 shows an example for using this software interrupt.

```assembly
;******************** Include****************************************************
;
.INCLUDE m30600.inc
;
******************** Symbol definition ********************************************
;
RAM_TOP .EQU 00400H ; Start address of RAM
RAM_END .EQU 02BFFH ; End address of RAM
ROM_TOP .EQU 0F0000H ; Start address of ROM
VECT_TOP .EQU 0FFF00H ; Start address of variable vector
FIXED_VECT_TOP .EQU 0FFFDCCH ; Start address of fixed vector
SB_BASE .EQU 00380H ; Base address of SB relative addressing
FB_BASE .EQU 00480H ; Base address of FB relative addressing
;
******************** Allocation of work RAM area**************************************
;
.SECTION WORK,DATA
 .ORG RAM_TOP
 ;
WORKRAM_TOP:
WORK_1: .BLKW 1
WORK_2: .BLKB 1
ANS_L: .BLKW 1
ANS_H: .BLKW 1
WORKRAM_END:
;
******************** Program area *****************************************************
 ;
.SECTION PROGRAM,CODE
 .ORG ROM_TOP
 .SB SB_BASE ; Declares SB register value to the assembler.
 .FB FB_BASE ; Declares FB register value to the assembler.
 ;
START:
    LDC #RAM_END+1,ISP ; Sets initial value in stack pointer.
    LDC #SB_BASE,SB ; Sets initial value in SB register.
    LDC #FB_BASE,FB ; Sets initial value in FB register.

    MOV.B #03H,PRCR ; Removes protect.
    MOV.W #0087H,PM0 ; Sets processor mode registers 0 and 1.
    MOV.W #2008H,CM0 ; Sets system clock control registers 0 and 1.
    MOV.B #0,PRCR ; Protects all registers.
```
LDC #0,FLG ; Sets initial value in flag register.
LDINTB #VECT_TOP ; Sets initial value in interrupt table register.

MOV.W #0FFF0H,PUR1 ; Connects internal pull-up resistors.
MOV.W #0,R0 ; Clears WORK_RAM to 0Ø.
MOV.W #((RAM_END+1) - RAM_TOP)/2,R3
MOV.W #WORKRAM_TOP,A1
SSTR.W

;=================== Main program ===============================
MAIN:
JSR INIT ; Sets initial value in work RAM.
MAIN_10:
MOV.W WORK_1,R0
DIV.B #4 ; Signed division
INTO ; If operation results in overflow, (O flag = 1) executes
; ; INTO instruction and an interrupt is generated.
MOV.B R0L,WORK_2

MOV.W #0,R0
MOV.W #0,R2
MOV.W #1234H,A0
MOV.W #5678H,A1
MOV.W #0FFH,R3
RMPA.W ; Sum of products calculation
INTO ; If operation results in overflow (O flag = 1) , executes
; ; INTO instruction and an interrupt is generated.
MOV.W R2,ANS_H
MOV.W R0,ANS_L
JMP MAIN_10

;=================  INIT routine============================================
INIT:
MOV.W #0FFFFH,WORK_1
MOV.B #0FFH,WORK_2
MOV.W #0,ANS_L
MOV.W #0,ANS_H
INIT_END:
RTS

;
;================= Overflow interrupt handling program=================
INT_OVER_FLOW:
   PUSHM R0,R1,R2,R3,A0,A1
   ; Program
   ;
   ; POPM R0,R1,R2,R3,A0,A1
INT_OVERFLOW_END:
   REIT
;
;================= Dummy interrupt program ================================
dummy:
   REIT
;
;*********************** Setting of fixed vector *******************************

; .SECTION F_VECT,ROMDATA
; .ORG FIXED_VECT_TOP
;
; .LWORD dummy ; Undefined instruction interrupt vector
; .LWORD INT_OVER_FLOW ; Sets overflow interrupt vector.
; .LWORD dummy ; BRK instruction interrupt vector
; .LWORD dummy ; Address match interrupt vector
; .LWORD dummy ; Single-step interrupt vector
; (normally inhibited from use)
; .LWORD dummy ; Watchdog timer interrupt vector
; .LWORD dummy ; DBC interrupt vector (normally inhibited from use)
; .LWORD dummy ; NMI interrupt vector
; .LWORD START ; Sets reset vector.
;
; .END

Figure 4.3.3 Example for using software interrupt
4.3.7 ISP and USP

The M16C/60 series has two stack pointers: an interrupt stack pointer (ISP) and a user stack pointer (USP). Use of these stack pointers is selected by the U flag.

(1) **ISP is used when U = 0**

Registers are saved and restored to and from the address indicated by ISP.

(2) **USP is used when U = 1**

Registers are saved and restored to and from the address indicated by USP.

Be sure to use ISP when creating the program in only the assembly language (i.e., when not using the OS). Although it is possible to use USP, caution is required in using peripheral I/O interrupts in this case. For details, refer to "Relationship between Software Interrupt Numbers and Stack Pointer" in the next page.

**Assignment of Software Interrupt Numbers**

In the M16C/60 series, software interrupt numbers are available in the range of 0 to 63. Numbers 11 through 31 are reserved for peripheral I/O interrupts. Therefore, assign the remaining numbers 0 through 10 and 32 through 63 to software interrupts (INT instruction).

However, for reasons of application of the M16C/60 series, software interrupt numbers 32 through 63 are assigned for the software interrupts that are used by the OS (real-time monitor MR30), etc. Basically, Renesas recommends using software interrupt numbers 0 through 10.

![Figure 4.3.4 Assignment of software interrupt numbers](image)

Note: When not using the OS, software interrupts can be assigned numbers 32 through 63. In this case, stack pointer setup requires caution.
Relationship between Software Interrupt Numbers and Stack Pointer

(1) When an interrupt of software interrupt number 0 to 31 occurs
   (a) The content of the FLG register is saved to a temporary register in the CPU.
   (b) The U, I, and D flags of the FLG register are cleared.
       By operation in (b)
       • The stack pointer is forcibly switched to the interrupt stack pointer (ISP).
       • Multiple interrupts are disabled.
       • Debug mode is cleared (program is not single-stepped).
   (c) The content of the temporary register in the CPU (to which FLG has been saved) and that
       of the PC register are saved to the stack area.
   (d) The interrupt request bit for the accepted interrupt is reset to 0.
   (e) The interrupt priority level of the accepted interrupt is set to the processor interrupt priority
       level (IPL).
   (f) The address written in the interrupt vector is placed in the PC register.

< Stack status after interrupt request is accepted >

< FLG status after interrupt request is accepted >

Figure 4.3.5 When an interrupt of software interrupt number 0 to 31 occurs
When an interrupt of software interrupt number 32 to 63 occurs

(a) The content of the FLG register is saved to a temporary register in the CPU.
(b) The I and D flags of the FLG register are cleared.
   By operation in (b)
   • The stack pointer used in this case is one that was active when the interrupt occurred.
   • Multiple interrupts are disabled.
   • Debug mode is cleared (program is not single-stepped).
(c) The content of the temporary register in the CPU (to which FLG has been saved) and that of the PC register are saved to the stack area.
(d) The interrupt request bit for the accepted interrupt is reset to 0.
(e) The interrupt priority level of the accepted interrupt is set to the processor interrupt priority level (IPL).
(f) The address written in the interrupt vector is placed in the PC register.

<Stack status after interrupt request is accepted>

<FLG status after interrupt request is accepted>

Priority level of each accepted interrupt is stored here.

---: No change

Note: If multiple interrupts of the same interrupt priority level that is set in software occur simultaneously during execution of one instruction, the interrupts are accepted according to hardware interrupt priority levels.

Example: The following lists the M16C/60 group hardware interrupt priority levels.

INFI > Timer B2 > Timer B0 > Timer A3 > Timer A1 > INT9 > INT8 > INT7 > Timer B1 > Timer A4 > Timer A2 > UART1 receive > UART0 receive > A-D conversion > DMA1 > Timer A0 > UART1 transmit > UART0 transmit > Key Input Interrupt > DMA0

Figure 4.3.6  When an interrupt of software interrupt number 32 to 63 occurs
4.3.8 Multiple Interrupts

When one interrupt is enabled in normal interrupt handling, the interrupt enable flag (I flag) is cleared to 0 (interrupts disabled). No other interrupts are accepted until after the enabled interrupt is serviced. However, it is possible to accommodate multiple interrupts by setting the interrupt enable flag to 1 (to enable interrupts) in the program.

Example of Multiple Interrupt Execution

As an example of multiple interrupt execution, Figure 4.3.7 shows a flow of program execution in cases when multiple interrupts (a), (b), and (c) occur.
(a) Interrupt 1 occurs when executing the main routine
(b) Interrupt 2 occurs when servicing interrupt 1
(c) Interrupt 3 occurs when servicing interrupt 2

In this example, the following is assumed:
IPL (processor interrupt priority level) = 0
Interrupt priority level of interrupt 1 = 3
Interrupt priority level of interrupt 2 = 5
Interrupt priority level of interrupt 3 = 1

Figure 4.3.7 Example of multiple interrupt execution
4.4 Dividing Source File

Write the program separately in several source files. This helps to make your program put in order and easily readable. Furthermore, since the program can be assembled separately one file at a time, it is possible to reduce the assemble time when correcting the program. This section explains how to divide the source file.

4.4.1 Concept of Sections

A program written in the assembly language generally consists of a work area, program area, and constant data area. When the source file (***.AS30) is assembled by the assembler (as30), relocatable module files (***.R30) are generated. The relocatable module files contain one or more of these areas. A section is the name that is assigned to each of these areas. Consequently, a section can be considered to be the name that is assigned to each constituent element of the program.

Note that the assembler (as30) requires that even in the case of the absolute file, there must always be at least one section specified in one file.
Functions of Sections

When linking the source files, the areas of the same section name are located at contiguous addresses sequentially in order of specified files. Furthermore, the start address of each section can be specified when linking. This means that each section can be relocated any number of times without having to change the source program. Figure 4.4.1 shows an example of how sections actually are located in memory.

Figure 4.4.1 Example of sections located in memory
4.4.2 Dividing Source File

The as30 used in this manual is a relocatable assembler. When using a relocatable assembler, it is normally desirable to write the program source separately in several files. The following lists the advantages that can be obtained by dividing the source file:

(1) **Shared program and data**
Data exchanges between development projects are facilitated, making it possible to reuse only a necessary part from existing software.

(2) **Reduced assemble time**
When modifying or correcting the program, only the modified or corrected file needs to be reassembled. This helps to reduce the assemble time.

The following explains how to write the source program in cases when the file is divided into three (definition, main program, and subroutine processing).
Division Example 1: Definition (WORK.A30)

Write definitions of the work RAM area and data table in file 1.

:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;:
: ; File 1 (WORK.A30)
:;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;:
:=================== Allocation of work RAM area=================================
; .SECTION WORK,DATA
; .ORG RAM_TOP
; .GLB WORK_1,WORK_2,WORK_3,WORK_4 ; Processed as global label.
; .GLB DATA_TABLE ; Processed as global label.
; .BTGLB W1_b0,W2_b1 ; Processed as global bit symbol.
;
GLOBAL_WORK_TOP:
WORK_1: .BLKB 1 ; Allocates work RAM area.
WORK_2: .BLKB 1
WORK_3: .BLKB 1
WORK_4: .BLKB 1
GLOBAL_WORK_END:
W1_b0 .BTEQU 0,WORK_1 ; Defines bit symbols.
W2_b1 .BTEQU 1,WORK_2
;
; ;===================Fixed data area=======================================
; .SECTION CONSTANT,ROMDATA
; .ORG CONST_TOP
;
DATA_TABLE:
; .BYTE 12H ; Sets 1-byte data.
; .BYTE 34H
; .BYTE 56H
; .BYTE 78H
DATA_TABLE_END:
;
.END

Figure 4.4.2 Divided file 1 (WORK.A30)
Division Example 2: Main Program (MAIN.A30)

Write the main program in file 2.

```
;-------------------------------------------------------------------------------
;                           File 2 (MAIN.A30)
;-------------------------------------------------------------------------------
;===================Declaration to assembler===============================
; .SECTION PROGRAM, CODE
; .GLB WORK_1, WORK_2, WORK_3, WORK_4 ; Processed as external reference label.
; .GLB SUB_1 ; Processed as external reference label.
; .BTGLB W1_b0, W2_b1 ; Processed as external reference bit symbol.
; .SB 00380H ; Sets SB register value for assembler.
; .FB 00480H ; Sets FB register value for assembler.
; .SBSYM WORK_1, WORK_2 ; Encodes specified labels in SB relative addressing mode.
; .FBSYM WORK_3, WORK_4 ; Encodes specified labels in FB relative addressing mode.
; .OPTJ JSRW ; Generates subroutine call instructions that are not included in optimization by using "JSR.W".
;=====================================================================
;                           Program area
; .SECTION PROGRAM, CODE
; MAIN:
; LDC #380H, SB           ; Sets initial value in SB register.
; LDC #480H, FB           ; Sets initial value in FB register.
; MOV.B WORK_1, WORK_2   ; Externally references each work RAM.
; MOV.B WORK_3, WORK_4   ; Externally references each work RAM.
; BSET W1_b0             ; Externally references each bit symbol.
; BCLR W2_b1             ; Externally references each bit symbol.
; JSR SUB_1              ; Calls SUB1 in file 3.
; .END
```

Figure 4.4.3 Divided file 2 (MAIN.A30)
Division Example 3: Subroutine Processing (SUB_1.A30)

Write subroutine processing in file 3.

;******************************************************************************
;  File 3 (SUB_1.A30)
;******************************************************************************
;*********************** Allocation of work RAM area******************************
;
.SECTION  WORK,DATA
;
LOCAL_WORK_TOP:
LOCAL_1: .BLKB 1 ; Allocates area for local data.
LOCAL_2: .BLKB 1

LOCAL_WORK_END:
;
;*********************** Declaration to assembler******************************
;
.SECTION  PROGRAM,CODE

.GLB SUB_1 ; Processed as global label.
.GLB DATA_TABLE ; Processed as external reference label.

.SB 00380H ; Sets SB register value for assembler.
.FB 00480H ; Sets FB register value for assembler.
.SBSYM LOCAL_1,LOCAL_2 ; Encodes specified label in SB relative addressing mode.

;=================== Program area =====================================
SUB_1:

LDC #380H,SB ; Sets initial value in SB register.
LDC #480H,FB ; Sets initial value in FB register.

MOV.B   #05H,LOCAL_1 ; Accesses local data (LOCAL_1) in SB relative addressing.

MOV.W   #0,A0
LDE.B DATA_TABLE[A0],LOCAL_2 ; Retrieves fixed data table by external reference.
ADD.B LOCAL_1,LOCAL_2 ; Adds local data (LOCAL_1, LOCAL_2).

RTS ; Returns from subroutine.

.END

Figure 4.4.4 Divided file 3 (SUB_1.A30)
Making Use of Include File

Normally, write part of external reference specification of symbols and bit symbols (those defined with .EQU, .BTEQU) and/or labels (those having address information) in one include file. In this way, without having to specify external reference in each source file, it is possible to externally reference symbols and labels by reading include files into the source file.

(1) Example for referencing symbols

File 'a'

```
.INCLUDE SYMBOL.INC

.SECTION WORK,DATA
```

"SYMBOL.INC"

```
ON.EQU 1
OFF .EQU 0
RAMTOP .EQU 00400H
RAMEND .EQU 02BFFH
```

(2) Example for referencing global labels

File 'b'

```
.INCLUDE GLOBAL.INC

.SECTION WORK,DATA
```

"GLOBAL.INC"

```
.GLB WORK_1
.GLB WORK_2
.GLB WORK_3
.GLB WORK_4
.GLB DATA_TABLE
```

Figure 4.4.5 Example of include file
Making Use of Directive Command .LIST

By writing directive commands ".LIST ON" and ".LIST OFF" at the beginning and end of an include file, it is possible to inhibit the include file from being output to an assembler list file. Figure 4.4.6 shows examples of assembler list files, one not using these directive commands (expansion 1) and one using them (expansion 2).

Source file

```
INCLUDE SYMBOL.INC

.SECTION WORK,DATA

LIST OFF

LIST ON

.SECTION WORK,DATA

```

"SYMBOL.INC"

```
ON .EQU 1
OFF .EQU 0
RAMTOP .EQU 00400H
RAMEND .EQU 02BFFH
```

Figure 4.4.6 Utilization of directive command .LIST
4.4.3 Library File

A library file refers to a collection of several relocatable module files. If there are frequently used modules, collect them in a single library file using the librarian (lib30) that is included with the AS30 system. When linking source files, specify this library file (**.LIB). By so doing, only the necessary modules (those specified in the file as externally referenced) can be extracted when linking. This makes it possible to reduce the assemble time and reuse the program. The following shows an example of how a library file is created and how it is linked.

Creating Library File

Figure 4.4.7 shows an example of how a library file is created.

![Diagram of library file creation]

- **Module 1** (Relocatable module file)
  - SUB1. R30
- **Module 2**
  - SUB2. R30
- **Module 3**
  - SUB3. R30

Edited into a single library file.

**LIB1.LIB**
- SUB1. R30
- SUB2. R30
- SUB3. R30

**Librarian**
lib30

Edited into a single library file.

Figure 4.4.7 Creating a library file
Example for Linking Library Files

Figure 4.4.8 shows an example of how library files are linked.

Assemble (as30)

FILE1.A30

JSR SUB1
·
JSR SUB3
·
JSR SUB5

Link (ln30)

FILE1.R30

LIB1.LIB

·
SUB1.R30
·
SUB2.R30

LIB2.LIB

·
SUB3.R30
·
SUB4.R30

LIB3.LIB

·
SUB5.R30
·
SUB6.R30

Load module convert (lmc30)

FILE1.MOT(FILE1.HEX)

* Relocatable modules required in FILE1 are retrieved from specified library files to link only the necessary modules.

Figure 4.4.8 Example for linking library files and relocatable module file
4.5 A Little Tips...

This section provides some information, knowledge of which should prove helpful when using the M16C/60 series. This information is provided for several important topics, so refer to the items in interest.

4.5.1 Stack Area

The following explains how to set up stack pointers and how to save and restore to and from the stack area when using an interrupt and a subroutine.

Setting Up Stack Pointers (ISP, USP)

(a) Choosing the stack pointer to be used (ISP or USP)

When using only the assembler, normally choose the ISP. For details, refer to Section 4.3.7, "ISP and USP".

(b) Set the initial value in the selected stack pointer register.

Since the M16C/60 group stack is a FILO type, Renesas recommends setting the initial value of the stack pointer at the last RAM address.

Example: Setting "2C00H" in interrupt stack pointer

LDC #00000000B,FLG ; Uses interrupt stack pointer (ISP).
LDC #02C00H,ISP ; Sets "2C00H" in ISP.

Note 1: FILO (first-in, last-out). When saving registers, they are stacked in order of addresses beginning with the largest address. When restored, they are removed from the stack in order of addresses beginning with the smallest address, one that was saved last.

Note 2: FLG and ISP are control registers. Use the LDC instruction (transfer to a control register) to set up these registers.
Saving and Restoring to and from Stack Area

Registers and internal other resources are saved and restored to and from the stack area in the following cases:

1. **When an interrupt is accepted**
   - When an interrupt is accepted, the registers listed below are saved to the stack area.
     - Program counter (PC) → 2 low-order bytes
     - Flag register (FLG) → 2 bytes ... Total 4 bytes
   - After the interrupt is serviced, the above registers that have been saved to the stack area are restored from the stack by the REIT instruction.

2. **When subroutine is called (when JSR, JSRI, or JSRS instruction is executed)**
   - When the JSR, JSRI, or JSRS instruction is executed, the following register is saved to the stack area.
     - Program counter (PC) → 3 bytes ... Total 3 bytes
   - After subroutine execution is completed, the above register that has been saved to the stack area is restored from the stack by the RTS instruction.

![Figure 4.5.1 Saving and restoring to/from stack when interrupt is accepted](image)

![Figure 4.5.2 Saving and restoring to/from stack when subroutine is called](image)
4.5.2 Setup Values of SB and FB Registers

The following explains the setup values of the SB and FB registers.

General Setup Values of SB and FB Registers

Setting the start addresses of the areas that contain frequently accessed data in the SB and FB registers should prove effective. Therefore, it is advisable to set the start address of the SFR or the work RAM area in these registers.

Figure 4.5.3 shows an example for setting values in the SB and FB registers.

By locating the SB and FB registers at contiguous effective range of addresses, it is possible to access data in a total 512 bytes of area by SB and FB relative addressing.

Figure 4.5.3 General method for setting SB and FB register values
4.5.3 Alignment Specification

The following explains about alignment specification.

What Does Alignment Specification Mean?

When alignment is specified, the assembler corrects the address that contains code for the line immediately after directive command "ALIGN" is written to an even address. If the section type is CODE or ROMDATA, a NOP instruction is written into the space that is made blank as a result of address correction. If the section type is DATA, the address value is incremented by 1. If the address where this directive command is written happens to be an even address, no correction is made.

This directive command can be written under the following conditions:

1. **For relative attribute sections**
   - Only when address correction is specified in section definition
     
     .SECTION WORK, DATA, ALIGN

2. **For absolute attribute sections**
   - No specific restrictions
     
     .SECTION WORK, DATA
     .ORG 400H
**Advantages of Alignment Specification (Correction to Even Address)**

If data of different sizes such as a data table are located at contiguous addresses, the data next to an odd size of data is located at an odd address. In the M16C/60 series, word data (2-byte data) beginning with an even address is read/written in one access, those beginning with an odd address requires two accesses for read/write. Consequently, instruction execution can be sped up by locating data at even addresses. In this case, however, ROM (or RAM) efficiency decreases. Figure 4.5.4 shows an example of a program description that contains alignment specification.

### (1) For relative attribute sections

<table>
<thead>
<tr>
<th>Address</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>WORK_1 .BLKW 1</td>
<td>00000H</td>
</tr>
<tr>
<td>WORK_2 .BLKW 1</td>
<td>00002H</td>
</tr>
<tr>
<td>WORK_3 .BLK 1</td>
<td>00004H</td>
</tr>
<tr>
<td>.ALIGN 0005H</td>
<td>Address is incremented by 1.</td>
</tr>
<tr>
<td>;</td>
<td>Set data tables and similar other sections at even addresses as much as possible.</td>
</tr>
</tbody>
</table>

### (2) For absolute attribute sections

<table>
<thead>
<tr>
<th>Address</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>WORK_1 .BLKB 1</td>
<td>00400H</td>
</tr>
<tr>
<td>.ALIGN 00401H</td>
<td>Address is incremented by 1.</td>
</tr>
<tr>
<td>WORK_2 .BLKW 1</td>
<td>00402H</td>
</tr>
<tr>
<td>WORK_3 .BLK 1</td>
<td>00404H</td>
</tr>
<tr>
<td>.ALIGN 00407H</td>
<td>Address is incremented by 1.</td>
</tr>
<tr>
<td>WORK_4 .BLKL 1</td>
<td>00408H</td>
</tr>
<tr>
<td>;</td>
<td></td>
</tr>
</tbody>
</table>

Figure 4.5.4 Example of alignment specification
4.5.4 Watchdog Timer

The following explains the precautions on and the method for using the watchdog timer.

What Does a Watchdog Timer Do?

The watchdog timer is a 15-bit timer used to prevent the program from going wild. If the program runs out of control, the watchdog timer underflows, thereby generating a watchdog timer interrupt. The program can be restarted by a software reset, etc. in the interrupt handler routine. The watchdog timer interrupt is a nonmaskable interrupt. The watchdog timer is idle immediately after a reset is deactivated; it is invoked to start counting by writing to the watchdog timer start register.

Method for Detecting Program Runaway

The chart below shows an operation flow when the program is found out of control and the method of runaway detection.

(1) Operation flow

When normal

- - - Write to the watchdog timer start register before the watchdog timer underflows.

Runaway detected

- - - An interrupt is generated unless some processing is executed to write to the watchdog timer start register before the watchdog timer underflows due to program runaway.

Program restarted

- - - When a watchdog timer interrupt occurs, the program is restarted by a software reset in the interrupt handler routine.

Figure 4.5.5 Operation flow when program runaway is detected

(2) Method of runaway detection

Program a procedure so that a write to the watchdog timer start register is performed before the watchdog timer underflows. By writing to the watchdog timer start register, the initial count "7FFFH" is set in the watchdog timer. (This is fixed, and not other value can be set.) If this write operation is inserted in a number of locations, it can happen that a write to the watchdog timer start register is performed at a place to which the program has been brought by runaway. Thus, no where in the program can it be detected to have run out of control. Therefore, be careful that this write operation is inserted in only one location such as the main routine that is always executed. However, consider the length of the main routine and that of the interrupt handler routine to ensure that a write to the watchdog timer start register will be performed before a watchdog timer interrupt occurs.
(3) Restarting the program which is out of control

Program a procedure so that bit 3 (software reset bit) of processor mode register 0 is set to 1 in the interrupt handler routine. This causes a software reset to occur, allowing the program to restart after being reset. (In this case, the internal RAM holds the contents that were stored in it immediately before the system was reset.)

Before this facility can be used, the start address of the interrupt handling program must be set to the interrupt vector of the watchdog timer interrupt.

When resetting the system to restart the program, be sure to use a software reset. If the same value (address) as the reset vector happens to be set to the interrupt vector of the watchdog timer interrupt, the IPL (processor interrupt priority level) remains 7 without being cleared. Consequently, all other interrupts are disabled (and remain disabled) when the program is restarted after being reset.
Examples of Runaway Detection Programs

Figures 4.5.6 and 4.5.7 show sample programs in which the watchdog timer is used to detect program runaway.

Example 1: Operation (subroutine) for writing to the watchdog timer start register is executed periodically at predetermined intervals

```
WDT_SET:
  MOV.B R0L,WDTS  ; Writes to watchdog timer start register.
  RTS
```

Figure 4.5.6 Example of runaway detection program 1

Example 2: Interrupt handling program to restart the system is executed when a watchdog timer interrupt occurs

```
WDT_INT:
  LDC #00380H,SB  ; Sets SB and FB registers back again.
  LDC #00500H,FB
  BSET 1,PRCR    ; Enable to write to the processor made register 0, 1
  (Removes protect.)
  BSET 3,PM0     ; Software reset
  REIT
```

Note 1: If the program runs out of control, the contents of the base registers (SB, FB) are not guaranteed. Therefore, they must be set correctly again before writing values to the SFR.

Note 2: The system enters a reset sequence immediately after the software reset bit is set to 1. Therefore, no instructions following it are executed.

Figure 4.5.7 Example of runaway detection program 2
4.6 Sample Programs

This section shows examples of commonly used processing in programming of the M16C/60, M16C/20 series. For more information, refer to Application Notes, "M16C/60, M16C/20 Series Sample Programs Collection".

Conditional Branching Based on Specified Bit Status

```
BTST 0,WORK_1
JC  LABEL1  ; Branches to LABEL1 if specified bit = 1.

LABEL1:
    BTST 1,WORK_1
    JNC  LABEL2  ; Branches to LABEL2 if specified bit = 0.

LABEL2:
```

Figure 4.6.1 Sample program for conditional branching based on specified bit status

Retrieving Data Table

```
MOV.W #1,A0
LDE.B DATA_TABLE[A0],R0L ; Stores 2nd byte (34H) of data table in R0L.

DATA_TABLE:
    .BYTE 12H,34H,56H,78H ; Sets 1-byte data.
```

Figure 4.6.2 Sample program for table retrieval
Table Jump Using Argument

PARAMETER .EQU 1

MOV.W PARAMETER, A0 ; Sets A0 for argument.

SHL.W #2, A0 ; Calculates offset value of jump table.

JSRI.A JUMP_TABLE[A0] ; Jump table (indirect subroutine call)

;========== ROUTINE1 =================================================
SUB1:

Program

SUB1_END:

RTS

;========== ROUTINE2 =================================================
SUB2:

Program

SUB2_END:

RTS

;========== ROUTINE3 =================================================
SUB3:

Program

SUB3_END:

RTS

;========== ROUTINE4 =================================================
SUB4:

Program

SUB4_END:

RTS

;========== JUMP TABLE =================================================
JUMP_TABLE:

.LWORD SUB1 ; Routine 1
.LWORD SUB2 ; Routine 2
.LWORD SUB3 ; Routine 3
.LWORD SUB4 ; Routine 4

JUMP_TABLE_END:

Figure 4.6.3 Sample program for table jump using argument
4.7 Generating Object Files

The AS30 system is a program development support tool consisting of an assembler (as30), linkage editor (ln30), load module converter (lmc30), and other tools (lb30, abs30, and xrf30). This section explains how to generate object files using the AS30 system.

Note: In this manual, the AS30 system is referred to by “AS30 system” (uppercase) when it means the entire system or by “as30” (lowercase) when it means only the assembler (as30).
4.7.1 Assembling

The following explains the files generated by the relocatable assembler (as30) and how to start up the assembler.

Files Generated by as30

1. **Relocatable module file (***.R30) ... Generated as necessary**
   
   This file is based on IEEE-695. It contains machine language data and its relocation information.

2. **Assembler list file (***.LST) ... Generated when option '-L' is specified**
   
   This file contains list lines, location information, object code, and line information. It is used to output these pieces of information to a printer.

3. **Assembler error tag file (***.TAG) ... Generated when option '-T' is specified**
   
   This file contains error messages for errors that occurred when assembling the source file. This file is not generated when no occur was encountered. This file allows errors to be corrected easily when it is used an editor that has the tag jump function.
Method for Starting Up as30

`>as30 file name.extension [file name.extension...] [option]`
Be sure to write at least one file name. The extension (.A30) can be omitted.

Table 4.7.1 Command Options of as30

<table>
<thead>
<tr>
<th>Command Option</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>-.</code></td>
<td>Inhibits assemble processing messages from being output.</td>
</tr>
<tr>
<td><code>-A</code></td>
<td>Evaluates mnemonic operand.</td>
</tr>
<tr>
<td><code>-C</code></td>
<td>Displays command options when as30 has started up mac30 and asp30.</td>
</tr>
<tr>
<td><code>-D symbol name = constant</code></td>
<td>Sets symbol constant.</td>
</tr>
<tr>
<td><code>-F expansion file name</code></td>
<td>Fixes expansion file of directive command ..FILE.</td>
</tr>
<tr>
<td><code>-L</code></td>
<td>Generates assembler list file. <code>-LI</code> Outputs parts that were found false in conditional assemble to list also. <code>-LM</code> Outputs expansion parts of macro description to list also. <code>-LIM</code> Outputs parts that were found false in conditional assemble as well as expansion parts of macro description to list.</td>
</tr>
<tr>
<td><code>-M</code></td>
<td>Generates structured description instruction in byte type.</td>
</tr>
<tr>
<td><code>-N</code></td>
<td>Inhibits line information of macro description from being output to relocatable module file.</td>
</tr>
<tr>
<td><code>-O directory path name</code></td>
<td>Specifies directory for file generated by assembler. Do not insert space between the letter O and directory name. (Default is current directory.)</td>
</tr>
<tr>
<td><code>-P</code></td>
<td>Processes structured description instruction.</td>
</tr>
<tr>
<td><code>-S</code></td>
<td>Outputs local symbol information to relocatable module file. <code>-SM</code> System label information also is output.</td>
</tr>
<tr>
<td><code>-T</code></td>
<td>Generates tag file.</td>
</tr>
<tr>
<td><code>-V</code></td>
<td>Displays version of assembler system each program.</td>
</tr>
<tr>
<td><code>-X command name</code></td>
<td>Generates error tag file and invokes command.</td>
</tr>
</tbody>
</table>
Example for Using as30 Commands

Example:

```bash
>as30 -L -O work SAMPLE
```

This command generates SAMPLE.LST and SAMPLE.R30 from SAMPLE.A30 and outputs them to the work directory.

```bash
>as30 -sm sample
```

This command outputs the system label and local symbol information of SAMPLE.A30 to the relocatable module file SAMPLE.R30.

Assembler List File

Figure 4.7.1 shows an example of the assembler list file.

```plaintext
1 ;"FILECOMMENT"******************************************************
2 ;SAMPLE PROGRAM
3 .INCLUDE m30600.inc
4 1 .LIST OFF
5 1 .LIST ON
6 1 ;*********************** Allocation of work RAM area***********************
7 .SECTION WORK,DATA
8  00400 .ORG 00400H
9  00400 WORKRAM_TOP:
10 ;
11  00400(000001H) AAA: .BLKB 1 ;
12  00401(000001H) BBB: .BLKB 1 ;
13  00402(000001H) CCC: .BLKB 1 ;
14  00403(000001H) .ALIGN
15  00404(000002H) DDD: .BLKW 1 ;
16  00406 WORKRAM_END:
17 ;*********************** Definition of bit symbol*************************
18  2,00000400h bitsym .BTEQU 2,AAA ; Defines bit symbol.
19 ;*********************** Allocation of stack area**************************
20  00000100h STACK_SIZE .EQU 256
21  0000000h .SECTION STACK,DATA
22  01000 .ORG 01000H
23  01000(0000100H) STACK_TOP: .BLKB STACK_SIZE ; Allocates stack area (256 bytes).
24  00001100h STACK_TAIL .EQU STACK_TOP + STACK_SIZE
25 ;
```

Assembler List File

Figure 4.7.1 shows an example of the assembler list file.
SEQ. LOC. OBJ. 0XMDA...* SOURCE STATEMENT...7...* 8...* 9...*...
61 ;************************Program area ******************************
62 ;=================================Startup routine===================
63 .SECTION PROGRAM,CODE
64  10000 .ORG 10000H
65 .SB 00380H ; Declares SB register value to assembler.
66 .FB 00500H ; Declares FB register value to assembler.
67 ;
68  10000 START:
69  10000  EB608003 LDC #380H,SB ; Sets initial value in SB register.
70  10004  EB700005 LDC #500H,FB ; Sets initial value in FB register.
71 ;
72  10008  C7030A00 S MOV.B #03H,PRCR ; Removes protect.
73  1000C  D97F0400 Q MOV.W #0007H,PM0 ; Sets processor mode registers 0 and 1.
74 ; (RD, WRH, WRL, all separate, 16 output, BCLK output, wait, sets registers 0, 1 16 output, BCLK output, wait)
75  10010  75CF06000820 MOV.W #2008H,CM0 ; ratio: f (Xin), subclock
76  10016  B70A00 Z MOV.B #0,PRCR
77 ;
78  10019  EB300000 LDC #0,FLG ; Sets FLG value (stack pointer ISP is used).
79  1001D  EB400011 LDC #STACK_TAIL,ISP ; Sets value of interrupt stack pointer (ISP).
80  10021  D9EA7D Q* MOV.W #0FFFEH, PUR1 ; Port P44 to P47, port P5 to port P
82 ;======================= Main program==============================
83  10024 MAIN:
84  10024  F50700 W JSR INIT ; Calls initial setup routine.
85  10027 F51400 W JSR DISP ; LED display routine 
86 ; (Jump range: -32,768 to +32,767)
87  1002A  BEFF FEFF B JMP MAIN_10 ; (Jump range: -128 to -127)
88 ;
89  1002A FEFF B MAIN_10:
90 ;
91 ; Information List
92 ; TOTAL ERROR(S)  00000
93 ; TOTAL WARNING(S)  00000
94 ; TOTAL LINE(S)  00179 LINES
95 ; Outputs total number of errors derived from assembling, as well as total number of warnings and total number of list lines.
96 ; Section List
97 ; Attr Size Name
98 ; DATA 0000006(00006H) WORK
99 ; DATA 0000256(00100H) STACK
100 ; CODE 0000083(00053H) PROGRAM
101 ; ROMDATA 0000004(00004H) VECT
102 ; Outputs section type, section size, and section name.
103 ; Figure 4.7.1 Example of assembler list file
Assemble Error Tag File

Figure 4.7.2 shows an example of an assembler error tag file.

Assemble source file name
Error line number
Error message

sample.err 21 Error (asp30): Operand value is not defined
sample.err 72 Error (asp30): Undefined symbol exist "work2"

Figure 4.7.2 Example of assembler error tag file
4.7.2 Linking

The following explains the files generated by the linkage editor ln30 and how to start up the linkage editor.

Files Generated by ln30

1. **Absolute module file (***.X30) ... Generated as necessary**
   This file is based on IEEE-695. It consists of the relocatable module files output by as30 that have been edited into a single file.

2. **Map file (***.MAP) ... Generated when option '-M' or '-MS' is specified**
   This file contains link information, section's last located address information, and symbol information. Symbol information is output to this map file only when an option '-MS' is specified.

3. **Link error tag file (***.TAG) ... Generated when option '-T' is specified**
   This file contains error messages for errors that have occurred when linking the relocatable module files. This file is not generated when no error was encountered. This file allows errors to be corrected easily when it is used an editor that has the tag jump function.
Method for Starting Up ln30

>ln30 relocatable file name [relocatable file name...] [option]

Be sure to write at least one file name. The extension (.R30) can be omitted.

Table 4.7.2 Command Options of ln30

<table>
<thead>
<tr>
<th>Command Option</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>-E address value</td>
<td>Sets start address of absolute module file. Always be sure to insert space between option symbol and address value and use label name or hexadecimal number to write address value.</td>
</tr>
<tr>
<td>-G</td>
<td>Outputs source debug information to absolute module file.</td>
</tr>
<tr>
<td>-L library file</td>
<td>Specifies library file to be referenced when linking.</td>
</tr>
<tr>
<td>-LD path name</td>
<td>Specifies directory of library file.</td>
</tr>
<tr>
<td>-M</td>
<td>Generates map file. This file is named after absolute module file by changing its extension to &quot;.map&quot;.</td>
</tr>
<tr>
<td>-MS</td>
<td>Generates map file that includes symbol information.</td>
</tr>
<tr>
<td>-NOSTOP</td>
<td>Outputs all encountered errors to display screen. If not specified, up to 20 errors are output to screen.</td>
</tr>
<tr>
<td>-O absolute file name</td>
<td>Specifies absolute module file name. File extension can be omitted. If omitted, extension &quot;.x30&quot; is assumed.</td>
</tr>
<tr>
<td>-ORDER</td>
<td>Specifies section arrangement and sequence in which order they are located. If start address is not specified, sections are located beginning with address 0.</td>
</tr>
<tr>
<td>-T</td>
<td>Outputs error tag file.</td>
</tr>
<tr>
<td>-V</td>
<td>Displays version on screen. Linker is terminated without performing anything else.</td>
</tr>
<tr>
<td>@ command file name</td>
<td>Starts up ln30 using specified file as command parameter. Do not insert space between @ and command file name. This option cannot be used with any other option simultaneously.</td>
</tr>
</tbody>
</table>
Example for Using ln30 Commands

Example:

> ln30 SAMPLE1 SAMPLE2 -O ABSSMP
This command generates ABSSMP.X30.

> ln30 @cmdfile
This command starts up ln30 using the content of cmdfile as a command parameter.

- Typical description of SAMPLE1 SAMPLE2
- SAMPLE3
- -ORDER RAM=80
- -ORDER PROG, SUB, DATA
- -M

Use hexadecimal number to write address. If address begins with alphabet, add '0' at the beginning. Do not add 'H' to denote hexadecimal.

#Relocatable file name
#Specifies 80H for start address of RAM section.
#Specifies sequence in which order sections are located.
#Command option to generate map file

Section names are discriminated between uppercase and lowercase.

Add '#' at the beginning of a comment.

Extension "*.R30" can be omitted.

Command option can be written in uppercase or lowercase as desired.

Link Error Tag File

Figure 4.7.3 shows an example of a link error tag file.

Assemble source file name

Error line number

Error message

smp.inc 2 Warning (ln30): smp2.r30: Absolute-section is written after the absolute-section 'ppp'

smp.inc 2 Error (ln30): smp2.r30: Address is overlapped in 'CODE' section 'ppp'

Figure 4.7.3 Example of link error tag file

Note: Absolute module files are output in the format based on IEEE-695. Since this format is binary, the files cannot be output to the screen or printer; nor can they be edited.
Map File

Figure 4.7.4 shows an example of a map file.

```
# (1) LINK INFORMATION
ln30 -ms smp

# LINK FILE INFORMATION
smp (smp.r30)
Jun 27 14:58:58 1995

# (2) SECTION INFORMATION
# SECTION ATR TYPE START LENGTH ALIGN MODULENAME
ram REL DATA 000000 000014 smp
program REL CODE 000014 000000 smp

# (3) GLOBAL LABEL INFORMATION
work 000000

# (4) GLOBAL EQU SYMBOL INFORMATION
sym2 000000

# (5) GLOBAL EQU BIT-SYMBOL INFORMATION
sym1 1 0000001

# (6) LOCAL LABEL INFORMATION
@ smp (smp.r30)
main 000014 tmp 00000a

# (7) LOCAL EQU SYMBOL INFORMATION
@ smp (smp.r30)
sym3 0000003

# (8) LOCAL EQU BIT-SYMBOL INFORMATION
@ smp (smp.r30)
sym4 1 0000000
```

Figure 4.7.4  Example of map file
4.7.3 Generating Machine Language File

The following explains the files generated by the load module converter lmc30 and how to start up the converter.

Files Generated by lmc30

(1) Motorola S format file (**.MOT) ... Generated normally
   This is a machine language file normally generated by the converter.

(2) Intel HEX format file (**.HEX) ... Generated when option '-H' is specified
   This is a machine language file generated by the converter when an option '-H' is specified.

Method for Starting Up lmc30

>lmc30 [option] absolute module file name

Table 4.7.3 Command Options of lmc30

<table>
<thead>
<tr>
<th>Command Option</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>-E start address</td>
<td>Sets program's start address and generates machine language file in Motorola S format. This option cannot be specified simultaneously with option '-H'.</td>
</tr>
<tr>
<td>-H</td>
<td>Generates machine language file in extended Intel HEX format. This option cannot be specified simultaneously with option '-E'.</td>
</tr>
<tr>
<td>-L</td>
<td>Sets data length that can be handled in S2 records to 32 bytes. Sets Intel HEX format's data length to 32 bytes.</td>
</tr>
<tr>
<td>-O</td>
<td>Specifies file name of machine language file generated by lmc30. This file is generated in current directory. Always be sure to insert space between option and machine language file name. Extension of machine language file can be omitted. (Motorola S format .mot; Intel HEX format .hex)</td>
</tr>
<tr>
<td>-V</td>
<td>Displays version of lmc30 on screen. Converter is terminated without performing anything else.</td>
</tr>
</tbody>
</table>

Example for Using lmc30 Commands

Example

Example

>lmc30 -E 0f0000 -. DEBUG
   This command generates a machine language file "DEBUG.MOT" from the absolute module file "DEBUG.X30" using 0f0000 as the start address.

>lmc30 -O TEST DEBUG
   This command generates machine language file "TEST.MOT" from the absolute module file "DEBUG.X30".
<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Page</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Oct 20, 2003</td>
<td>-</td>
<td>First edition issued.</td>
</tr>
<tr>
<td>1.01</td>
<td>Feb 10, 2004</td>
<td>137</td>
<td>Line 11 to 13 are revised.</td>
</tr>
<tr>
<td>1.02</td>
<td>Sep 5, 2005</td>
<td>All page</td>
<td>Assembler Language --&gt; Assembly Language</td>
</tr>
</tbody>
</table>
Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.